...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Indian Journal of Science and Technology >FPGA Implementation of High Speed Digital Pulse Width Modulator (DPWM) Technique for DC-DC Converter
【24h】

FPGA Implementation of High Speed Digital Pulse Width Modulator (DPWM) Technique for DC-DC Converter

机译：DC-DC转换器的高速数字脉宽调制器（DPWM）技术的FPGA实现

获取原文
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Objectives: Digital Pulse Width Modulator (DPWM) remains essential element in power controlling devices that command power switch of power converters. The focus of this study is to structure DPWM of FPGA base for DC chopper. Methods: Buck, Boost, Buck and Boost convertor versions are developed in MATLAB-SIMULINK. Verilog coding is performed for Digital Controller to operate for greater rates, which may be incorporated in high speed surroundings; synthesis is completed utilizing Xilinx ISE, along with Behavioral and Period simulation performed with Xilinx Simulator. After affirmation of code it is downloaded on FPGA Spartan 3AN board. The output is confirmed by means of Oscilloscope. Findings/Application: The resulting DPWM is a high speed and less power consuming architecture for Buck, Boost, Buck and Boost DC-DC converter. The utilization of Gray counter and One-hot encoder in DPWM has helped in speed improvement and reduced power consumption. The grey encoding method has fewer states in comparison with the sequential encoding method, which makes them quicker. The output is a Pulse-Width Modulation (PWM) signal, for varying clock frequency and duty cycle. The power consumed by DPWM for various frequencies was verified in comparison with the high frequency DPWM. For 6 MHz frequency, the power consumed by DPWM is 0.01486 w and that by a high frequency DPWM is 0.01486 w. The proposed DPWM can operate at a maximum frequency of 140.298 MHz. This DPWM is best suited for Buck, Boost, and Buck and Boost DC-DC converters.
机译：目标：数字脉宽调制器（DPWM）仍然是命令功率转换器功率开关的功率控制设备中必不可少的元素。本研究的重点是构建用于直流斩波器的FPGA基DPWM。方法：在MATLAB-SIMULINK中开发了Buck，Boost，Buck和Boost转换器版本。 Verilog编码是为了使数字控制器以更高的速率工作而设计的，可以将其合并到高速环境中。利用Xilinx ISE以及通过Xilinx Simulator执行的行为和周期仿真，完成了综合。确认代码后，将其下载到FPGA Spartan 3AN板上。通过示波器确认输出。结果/应用：最终的DPWM是Buck，Boost，Buck和Boost DC-DC转换器的一种高速且功耗更低的架构。 DPWM中使用灰度计数器和一键编码器有助于提高速度并降低功耗。与顺序编码方法相比，灰度编码方法具有较少的状态，这使它们更快。输出是脉宽调制（PWM）信号，用于改变时钟频率和占空比。与高频DPWM相比，DPWM在各种频率下消耗的功率得到了验证。对于6 MHz频率，DPWM消耗的功率为0.01486 w，而高频DPWM消耗的功率为0.01486 w。建议的DPWM可以在140.298 MHz的最大频率下运行。该DPWM最适合降压，升压，降压和升压DC-DC转换器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号