首页> 外文期刊>International Journal of Engineering Research and Applications >Verilog Based Design and Simulation of MAC and PHY Layers for Zigbee Digital Transmitter
【24h】

Verilog Based Design and Simulation of MAC and PHY Layers for Zigbee Digital Transmitter

机译:基于Verilog的Zigbee数字发送器MAC和PHY层的设计和仿真

获取原文
           

摘要

The past several years have witnessed a rapid development in the wireless network area. So far wireless networking has been focused on high-speed and long range applications. Zigbee technology was developed for a Wireless Personal Area Networks (WPAN), aimed at control and military applications with low data rate and low power consumption. Zigbee is a standard defines the set of communication protocols for low-data-rate short-range wireless networking. Zigbee-based wireless devices operate in 868 MHz, 915 MHz, and 2.4 GHz frequency bands. The maximum data rate is 250K bits per second. Zigbee is mainly for battery-powered applications where low data rate, low cost, and long battery life are main requirements. This paper explores Verilog design for various blocks in Zigbee Transmitter architecture for an acknowledgement frame. The word digital has made a dramatic impact on our society. Developments of digital solutions have been possible due to good digital system design and modeling techniques. Further developments have been made and introduced VLSI in order to reduce size of the architecture, to improve speed of operation, improvements in predictability of the circuit behavior. Digital Zigbee Transmitter comprises of Cyclic Redundancy Check, Bit-to-Symbol block, Symbol-to-chip block, Modulator and Pulse shaping block. The work here is to show how we can design Zigbee transmitter with its specifications by using Verilog with less number of slices and Look up tables (LUTs).
机译:过去几年见证了无线网络领域的快速发展。到目前为止,无线网络一直专注于高速和远程应用。 Zigbee技术是为无线个人区域网络(WPAN)开发的,旨在用于数据速率低,功耗低的控制和军事应用。 Zigbee是一个标准,为低数据速率短距离无线网络定义了一组通信协议。基于Zigbee的无线设备工作在868 MHz,915 MHz和2.4 GHz频段。最大数据速率为每秒250K位。 Zigbee主要用于电池供电的应用,这些应用主要要求低数据速率,低成本和长电池寿命。本文探讨了Zigbee发送器架构中用于确认框架的各个模块的Verilog设计。数字一词对我们的社会产生了巨大的影响。数字解决方案的开发由于良好的数字系统设计和建模技术而成为可能。为了减小体系结构的尺寸,提高操作速度,提高电路性能的可预测性,已经进行了进一步的开发并引入了VLSI。数字Zigbee发射机包括循环冗余校验,位到符号块,符号到芯片块,调制器和脉冲整形块。此处的工作是展示如何通过使用数量较少的切片和查找表(LUT)的Verilog设计具有其规格的Zigbee发射机。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号