Maximum-likelihood based lock detectors for M-PSK carrier phase tracking loops

Ramakrishnan B.

首页> 外文期刊>Electronics Letters >Maximum-likelihood based lock detectors for M-PSK carrier phase tracking loops

【24h】

Maximum-likelihood based lock detectors for M-PSK carrier phase tracking loops

机译：用于M-PSK载波相位跟踪环路的基于最大似然性的锁定检测器

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

Carrier phase synchronisation is essential for coherent communications. Receivers typically use digital phase-locked loops (DPLLs) to acquire the carrier phase. The lock range of DPLLs, i.e. the range of frequency offsets that they can acquire, is usually significantly less than the initial frequency uncertainty in typical systems. Hence, acquisition is achieved by sweeping through the frequency uncertainty range, and stopping the sweep when the DPLL acquires the signal. Since the transmitted data symbols are in general unknown, successful acquisition is determined by a non-data aided carrier lock detector (CLD). In this reported work, a maximum-likelihood based CLD is derived which has low implementation complexity, and is better than existing CLDs while being impervious to errors in the receive Automatic Gain Control (AGC).

机译：载波相位同步对于相干通信至关重要。接收器通常使用数字锁相环（DPLL）来获取载波相位。 DPLL的锁定范围，即它们可以获取的频率偏移范围，通常明显小于典型系统中的初始频率不确定度。因此，通过扫过频率不确定性范围并在DPLL采集信号时停止扫频来实现采集。由于通常不知道所发送的数据符号，因此由非数据辅助的载波锁定检测器（CLD）确定成功的捕获。在此报告的工作中，得出了基于最大似然的CLD，它具有较低的实现复杂度，并且比现有的CLD更好，同时不受接收自动增益控制（AGC）中的错误的影响。

著录项

来源
《Electronics Letters》 |2012年第4期|p.242-244|共3页
作者
Ramakrishnan B.;
展开▼
作者单位

The MITRE Corporation, MA, USA;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词

相似文献

外文文献
中文文献
专利

1. Carrier tracking algorithm based on joint acquisition of frequency locked loop and phase locked loop [J] . Kang Gao, Qiang Zhao, BaoTong Peng MATEC Web of Conferences . 2017,第1期

机译：基于频率锁定环和锁相环联合采集的载波跟踪算法
2. A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector [J] . Seojin Choi, Seyeon Yoo, Younghyun Lim, IEEE Journal of Solid-State Circuits . 2016,第8期

机译：基于PVT稳健且低抖动环VCO的注入锁定时钟乘法器，具有使用复制延迟单元和双边沿相位检测器的连续频率跟踪环路
3. A family of self-normalizing carrier lock detectors and ES/N0 estimators for M-PSK and other phase Modulation schemes [J] . Linn Y., Peleg N. IEEE transactions on wireless communications . 2004,第5期

机译：用于M-PSK和其他相位调制方案的一系列自归一化载波锁定检测器和ES / N0估计器
4. A sequential maximum-likelihood multiple source tracker and the relation of phased-locked loop theory to eigenstructure methods [C] . Kirlin, R.L. . 1989

机译：顺序最大似然多源跟踪器以及锁相环理论与本征结构方法的关系
5. DSP based phase lock loops for carrier and timing recovery at low signal-to-noise ratio. [D] . Dodla, Vamshi Krishna. 2014

机译：基于DSP的锁相环可实现低信噪比的载波和时序恢复。
6. Evaluation of a pulsed phase-locked loop system for noninvasive tracking of bone deformation under loading with finite element and strain analysis [O] . Frederick Serra-Hsu, Jiqi Cheng, Ted Lynch, -1

机译：用有限元和应变分析对脉冲锁相环脉冲锁相循环系统的脉冲锁相环系统评价
7. TRACKING PERFORMANCE OF A PHASE LOCKED LOOP WITH A LINEAR PHASE DETECTOR [O] . Okkes R. W. 1972

机译：用线性相位检测器跟踪锁相环的性能

Maximum-likelihood based lock detectors for M-PSK carrier phase tracking loops

摘要

著录项

相似文献

相关主题

期刊订阅