Direct All-Digital Frequency Synthesis Techniques, Spurs Suppression, and Deterministic Jitter Correction

Sotiriadis P.P.

首页> 外文期刊>Circuits and Systems I: Regular Papers, IEEE Transactions on >Direct All-Digital Frequency Synthesis Techniques, Spurs Suppression, and Deterministic Jitter Correction

【24h】

Direct All-Digital Frequency Synthesis Techniques, Spurs Suppression, and Deterministic Jitter Correction

机译：直接全数字频率合成技术，杂散抑制和确定性抖动校正

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

Direct all-digital frequency synthesizers are favored by modern nanoscale CMOS technologies but suffer from strong frequency spurs and timing irregularities. To counter these drawbacks various jitter-correction and spurs-suppression techniques have been proposed. This paper presents a comprehensive literature review and a comparative study of such techniques, applied to popular direct all-digital frequency synthesis cores, identifying their strengths and weaknesses.

机译：直接全数字频率合成器受到现代纳米级CMOS技术的青睐，但遭受了强烈的频率杂散和时序不规则性的困扰。为了克服这些缺点，已经提出了各种抖动校正和杂散抑制技术。本文对这种技术进行了全面的文献综述和比较研究，并将其应用于流行的直接全数字频率合成核，确定了它们的优缺点。

著录项

来源
《Circuits and Systems I: Regular Papers, IEEE Transactions on》 |2012年第5期|p.958-968|共11页
作者
Sotiriadis P.P.;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词

相似文献

外文文献
中文文献
专利

1. A Novel Spur Suppression Technique Using Three-Phase Holding Pulse for High-Frequency-Output Direct Digital Synthesizer [J] . Kenichi TAJIMA, rnRyoji HAYASHI IEICE Transactions on Electronics . 2010,第7期

机译：三相保持脉冲用于高频输出直接数字合成器的新型正杂波抑制技术
2. A low-jitter 2.4 GHz all-digital MDLL with a dithering jitter reduction scheme for 256 times frequency multiplication [J] . Dongjun Park, Jongsun Kim IEICE Electronics Express . 2020,第19期

机译：低抖动2.4 GHz All-Digital MDLL，具有抖动抖动降低方案，频率倍增256倍
3. A 210fs RMS jitter 187.5 MHz-3GHz fractional-N frequency synthesizer with quantization noise suppression techniques and chopping differential charge pump for SDR applications [J] . Li Haoming, Shen Yupeng, Wang Tengjia, Microelectronics journal . 2019,第MARa期

机译：具有SDS应用的量化噪声抑制技术和斩波差分电荷泵的210fs RMS抖动187.5 MHz-3GHz分数N频率合成器
4. Spurs suppression and deterministic jitter correction in all-digital frequency synthesizers, current state and future directions [C] . Sotiriadis Paul P. 2011 IEEE International Symposium on Circuits and Systems . 2011

机译：全数字频率合成器中的杂散抑制和确定性抖动校正，当前状态和未来方向
5. Time and Area Efficient Built-In Direct and Indirect Jitter and Phase Noise Measurement Techniques for Frequency Synthesizers [D] . Ekekon, Osman Kubilay 2012

机译：频率合成器的时间和区域高效内置直接和间接抖动和相位噪声测量技术
6. Correction to The Dixon technique and the frequency-selective fat suppression technique in three-dimensional T1 weighted MRI of the liver: a comparison of contrast-to-noise ratios of hepatocellular carcinomas-to-liver [O] . 2016

机译：肝脏三维T1加权MRI中Dixon技术和频率选择性脂肪抑制技术的校正：肝细胞癌与肝脏的对比噪声比的比较
7. A Low Power All-Digital PLL With −40dBc In-Band Fractional Spur Suppression for NB-IoT Applications [O] . Na Yan, Lei Ma, Yongxin Xu, 2019

机译：低功耗All-Digital PLL，用于NB-IOT应用的-40dBc带内部分数突出抑制

Direct All-Digital Frequency Synthesis Techniques, Spurs Suppression, and Deterministic Jitter Correction

摘要

著录项

相似文献

相关主题

期刊订阅