...
首页> 外文期刊>IEEE Transactions on Circuits and Systems. 1 >Short-circuit power dissipation estimation for CMOS logic gates
【24h】

Short-circuit power dissipation estimation for CMOS logic gates

机译:CMOS逻辑门的短路功耗估算

获取原文
获取原文并翻译 | 示例
           

摘要

Short-circuit power dissipation contributes significantly to the overall power dissipation in ICs. A new formula has been developed for the estimation of short-circuit power dissipation in CMOS logic gates based on the /spl alpha/-power law model that includes velocity saturation effects of short channel MOSFETs. A technique is developed for the measurement of short-circuit current and power dissipation of CMOS logic gates for use in circuit simulation. SPICE simulation results show that the new formula is significantly more accurate than existing formulae.
机译:短路功耗对IC的整体功耗有很大贡献。基于/ spl alpha /-功率定律模型(包括短沟道MOSFET的速度饱和效应),已经开发出一种新的公式来估算CMOS逻辑门中的短路功耗。开发了一种用于电路仿真中的CMOS逻辑门的短路电流和功耗测量的技术。 SPICE仿真结果表明,新公式比现有公式准确得多。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号