...
【24h】

A 4K Josephson memory

机译:4K Josephson记忆

获取原文
获取原文并翻译 | 示例
           

摘要

The authors describe the design and experimental performance of a 4 K*1-bit Josephson (RAM). For high-speed memory operation, the authors have developed a compact AND gate for the decoder, a high-voltage driver gate, and a capacitively coupled single-flux quantum memory cell. The 4 K memory was designed using these gates and cell and was fabricated with Nb/AlO/sub x//Nb junctions. The minimum access time was 590 ps, and the total power dissipation was 19 mW.
机译:作者描述了4 K * 1位Josephson(RAM)的设计和实验性能。对于高速存储操作,作者开发了用于解码器的紧凑型AND门,高压驱动器门和电容耦合单通量量子存储单元。使用这些栅极和单元设计4 K存储器,并使用Nb / AlO / sub x // Nb结制造。最小访问时间为590 ps,总功耗为19 mW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号