An algorithm for nanopipelining of RTD-based circuits and architectures

Gupta P.; Jha N.K.

首页> 外文期刊>IEEE transactions on nanotechnology >An algorithm for nanopipelining of RTD-based circuits and architectures

【24h】

An algorithm for nanopipelining of RTD-based circuits and architectures

机译：基于RTD的电路和体系结构的纳米流水线算法

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this study, an algorithm to postprocess a register-transfer-level architecture to enable gate-level pipelining or nanopipelining is presented. Nanopipelining is well suited for the nanotechnology based on resonant-tunneling diodes (RTDs) and offers the opportunity to obtain massive throughput and, therefore, has applications in data-intensive algorithms such as digital signal processing. Since RTDs are a self-latching nanoscale device, nanopipelining is an implicit property that should be exploited for this technology. This study explores and addresses the benefits of nanopipelining and presents an algorithm for architectural nanopipelining.

机译：在这项研究中，提出了一种对寄存器传输级体系结构进行后处理以实现门级流水线或纳米流水线的算法。纳米流水线技术非常适合基于谐振隧道二极管（RTD）的纳米技术，并提供了获得巨大吞吐量的机会，因此可应用于数据密集型算法（如数字信号处理）中。由于RTD是一种自锁纳米级设备，因此纳米流水线技术是一种隐性属性，应对此技术加以利用。这项研究探索并解决了纳米流水线的好处，并提出了一种用于建筑纳米流水线的算法。

著录项

来源
《IEEE transactions on nanotechnology》 |2005年第2期|p.159-167|共9页
作者
Gupta P.; Jha N.K.;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类特种结构材料;
关键词
nanoelectronics; parallel architectures; pipeline arithmetic; resonant tunnelling diodes; threshold logic; RTD circuits; data intensive algorithms; digital signal processing; nanopipelining; nanotechnology; register transfer level architecture; resonant tunneling d;

机译：纳米电子学;并行架构;流水线算法;谐振隧穿二极管;阈值逻辑;RTD电路;数据密集型算法;数字信号处理;纳米流水线;纳米技术;寄存器传输级架构;谐振隧穿d;

相似文献

外文文献
中文文献
专利

1. ENPCO: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits [J] . Shanq-Jang Ruan, Naroska E., Yen-Jen Chang, IEEE transactions on very large scale integration (VLSI) systems . 2002,第6期

机译：ENPCO：一种基于熵的分区编解码器算法，可降低流水线电路中双向编解码器架构的功耗
2. ENPCO: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits [J] . Shanq-Jang Ruan, Naroska E., Yen-Jen Chang, IEEE transactions on very large scale integration (VLSI) systems . 2002,第6期

机译：ENPCO：一种基于熵的分区编解码器算法，可降低流水线电路中双向编解码器架构的功耗
3. Low-complexity diversity combining algorithms and circuit architectures for co-channel interference cancellation and frequency-selective fading mitigation [J] . Wong P.B., Cox D.C. IEEE Transactions on Communications . 1996,第9期

机译：低复杂度分集组合算法和电路架构，用于同频干扰消除和频率选择性衰落缓解
4. Reconfigurable RTD-based circuit elements of complete logic functionality [C] . Yexin Zheng, Chao Huang Proceedings of the 2008 conference on Asia and South Pacific design automation . 2008

机译：具有完整逻辑功能的可重配置的基于RTD的电路元件
5. Stochastic Algorithms for Optimization: Devices, Circuits, and Architecture [D] . Shim, Yong. 2018

机译：用于优化的随机算法：设备，电路和架构
6. Building Neural Circuits: Wiring and Experience: Neural architecture: from cells to circuits [O] . Sarah E. V. Richards, Stephen D. Van Hooser -1

机译：建立神经回路：接线和经验：神经体系结构：从单元到电路
7. Operation limits for RTD-based MOBILE circuits [O] . Quintana J. M., Avedillo M. J., Núñez Juan, 2013

机译：基于RTD的MOBILE电路的操作限制

An algorithm for nanopipelining of RTD-based circuits and architectures

摘要

著录项

相似文献

相关主题

期刊订阅