首页> 外文期刊>Image Processing, IET >Low-power context-based adaptive binary arithmetic encoder using an embedded cache
【24h】

Low-power context-based adaptive binary arithmetic encoder using an embedded cache

机译:使用嵌入式缓存的低功耗,基于上下文的自适应二进制算术编码器

获取原文
获取原文并翻译 | 示例
           

摘要

H.264/AVC achieves a higher compression ratio than previous standards. However, this standard is also more complex because of the use of methods such as context-based adaptive binary arithmetic coding (CABAC). The high computational complexity of CABAC results in large power consumption. This study presents a systematic analysis for designing a lowpower architecture which includes an embedded cache. The analysis provides the mapping scheme between the cache and the main memory where the contexts are stored. The observations for the proposed scheme are based on the statistical correlation between neighbouring blocks for H.264 coding. The proposed scheme allows the context access operations to hit frequently in the cache, significantly reducing the power consumption. The proposed architecture lowers power consumption by up to 50% compared to designs without embedded cache. An efficient bit-packing method of output bitstream that can be implemented by pipeline structure for high encoding data throughput is also proposed. The throughput of the proposed design is up to 200 Mbins per second for H.264 main profile.
机译:H.264 / AVC实现了比以前的标准更高的压缩率。但是,由于使用诸如基于上下文的自适应二进制算术编码(CABAC)之类的方法,该标准也更加复杂。 CABAC的高计算复杂度导致大量功耗。这项研究提出了用于设计包括嵌入式缓存的低功耗架构的系统分析。分析提供了缓存和存储上下文的主内存之间的映射方案。对所提出方案的观察是基于用于H.264编码的相邻块之间的统计相关性。所提出的方案允许上下文访问操作在高速缓存中频繁命中,从而大大降低了功耗。与没有嵌入式缓存的设计相比,该架构可将功耗降低多达50%。还提出了一种可以通过流水线结构实现的输出比特流的高效比特打包方法,以实现高编码数据吞吐量。对于H.264主配置文件,建议的设计吞吐量高达每秒200 Mbins。

著录项

  • 来源
    《Image Processing, IET》 |2012年第4期|p.309-317|共9页
  • 作者

    Lei S.-F.;

  • 作者单位
  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号