DESIGNING A TTL VOLTAGE LEVEL LOGIC PROBE BY USING COMMON ANODE SEVEN SEGMENT DISPLAY AND AN INVERTING LOGIC GATE ON PROTEUS ISIS 7 PROFESSIONAL[8]

POLTAK SIHOMBING; DAHLAN SITOMPUL

首页> 外文期刊>International Journal of Electronics Communication and Instrumentation Engineering Research and Development >DESIGNING A TTL VOLTAGE LEVEL LOGIC PROBE BY USING COMMON ANODE SEVEN SEGMENT DISPLAY AND AN INVERTING LOGIC GATE ON PROTEUS ISIS 7 PROFESSIONAL[8]

【24h】

DESIGNING A TTL VOLTAGE LEVEL LOGIC PROBE BY USING COMMON ANODE SEVEN SEGMENT DISPLAY AND AN INVERTING LOGIC GATE ON PROTEUS ISIS 7 PROFESSIONAL[8]

机译：利用Prosis ISIS 7 Professional上的共用阳极七段显示和反相逻辑门设计TTL电压水平逻辑探头[8]

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

This article will discuss the designing of TTL Voltage Level logic probe. The main components of this equipment or probe are a decoder and a common anode seven segment display and an inverting logic gate. It will display the logic level of a TTL devices output appropriately on a common anode seven segment display. A high voltage on a device output will be displayed as "H" character and a low level output voltage will be displayed as "L" character.

机译：本文将讨论TTL电压电平逻辑探头的设计。该设备或探头的主要组件是解码器，公共阳极七段显示器和反相逻辑门。它将在公共阳极七段显示器上适当显示输出的TTL器件的逻辑电平。设备输出上的高电压将显示为“ H”字符，低电平输出电压将显示为“ L”字符。

著录项

来源
《International Journal of Electronics Communication and Instrumentation Engineering Research and Development》 |2014年第3期|79-83|共5页
作者
POLTAK SIHOMBING; DAHLAN SITOMPUL;
展开▼
作者单位

Faculty, Department of Computer Science and Information Technology, University of North Sumatera (USU), Medan, North Sumatra, Indonesia;

Faculty, Department of Computer Science and Information Technology, University of North Sumatera (USU), Medan, North Sumatra, Indonesia;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词
7-Segment Displays; 7 Segment LEDs;

机译：7段显示;7段LED;

相似文献

外文文献
专利

1. Threshold Voltage Control of Multilayered MoS_2 Field- Effect Transistors via Octadecyltrichlorosilane and their Applications to Active Matrixed Quantum Dot Displays Driven by Enhancement-Mode Logic Gates [J] . Jeongkyun Roh, Jae Hyeon Ryu, Geun Woo Baek, Small . 2019,第7期

机译：多层MOS_2场效应晶体管的阈值电压控制通过十八烷基三氯硅烷及其应用于由增强模式逻辑门驱动的有源矩阵量子点显示的应用
2. MATHEMATICAL ALGORITHM OF FUZZY LOGIC CONTROLLER FOR MULTILEVEL INVERTER CREATING VERTICAL DIVIDED VOLTAGE [J] . Erol Can Acta polytechnica . 2019,第1期

机译：多级逆变器垂直分配电压模糊逻辑控制器的数学算法
3. Voltage Vector Approximation Control of Multistage—Multilevel Inverter Using Simplified Logic Implementation [J] . Menshawi M, Abdul Kadir M.N., Mekhilef S. IEEE transactions on industrial informatics . 2013,第4期

机译：采用简化逻辑的多级多电平逆变器电压矢量近似控制
4. Demonstration of an Energy-Efficient, Gate-Level-Pipelined 100 TOPS/W Arithmetic Logic Unit Based on Low-Voltage Rapid Single-Flux-Quantum Logic [C] . Ikki Nagaoka, Masamitsu Tanaka, Kyosuke Sano, International Superconductive Electronics Conference . 2019

机译：基于低压快速单通量逻辑的节能，门级管道式100 TOPS / W算术逻辑单元的演示
5. A DSP controlled multi-level inverter providing DC-link voltage balancing, ride-through enhancement and common-mode voltage elimination. [D] . Dai, Shaoan. 2004

机译：由DSP控制的多电平逆变器，提供直流链路电压平衡，穿越增强和共模电压消除。
6. Voltage-driven spintronic logic gates in graphene nanoribbons [O] . WenXing Zhang -1

机译：石墨烯纳米带中的电压驱动自旋电子逻辑门
7. Field-Effect Transistors: Threshold Voltage Control of Multilayered MoS2 Field-Effect Transistors via Octadecyltrichlorosilane and their Applications to Active Matrixed Quantum Dot Displays Driven by Enhancement-Mode Logic Gates (Small 7/2019) [O] . Jeongkyun Roh, Jae Hyeon Ryu, Geun Woo Baek, 2019

机译：场效应晶体管：多层MOS2场效应晶体管的阈值电压控制通过十八烷基氯硅烷及其应用于由增强模式逻辑门驱动的有源矩阵量子点显示器（小7/2019）

DESIGNING A TTL VOLTAGE LEVEL LOGIC PROBE BY USING COMMON ANODE SEVEN SEGMENT DISPLAY AND AN INVERTING LOGIC GATE ON PROTEUS ISIS 7 PROFESSIONAL[8]

摘要

著录项

相似文献

相关主题

期刊订阅