...
首页> 外文期刊>Japanese journal of applied physics >VLSI processor with a configurable processing element array for balanced feature extraction in high-resolution images
【24h】

VLSI processor with a configurable processing element array for balanced feature extraction in high-resolution images

机译:带有可配置处理元件阵列的VLSI处理器,用于高分辨率图像中的平衡特征提取

获取原文
获取原文并翻译 | 示例
           

摘要

A VLSI processor employing a configurable processing element array (PEA) is developed for a newly proposed balanced feature extraction algorithm. In the algorithm, the input image is divided into square regions and the number of features is determined by noise effect analysis in each region. Regions of different sizes are used according to the resolutions and contents of input images. Therefore, inside the PEA, processing elements are hierarchically grouped for feature extraction in regions of different sizes. A proof-of-concept chip is fabricated using a 0.18 μm CMOS technology with a 32 × 32 PEA. From measurement results, a speed of 7.5 kfps is achieved for feature extraction in 128 × 128 pixel regions when operating the chip at 45 MHz, and a speed of 55 fps is also achieved for feature extraction in 1920 × 1080 pixel images.
机译:针对新提出的平衡特征提取算法,开发了采用可配置处理元件阵列(PEA)的VLSI处理器。在该算法中,将输入图像划分为正方形区域,并通过每个区域中的噪声效果分析确定特征的数量。根据输入图像的分辨率和内容使用不同大小的区域。因此,在PEA内部,将处理元素按层次进行分组以在不同大小的区域中进行特征提取。使用0.18μmCMOS技术和32×32 PEA制造概念验证芯片。根据测量结果,以45 MHz的频率运行芯片时,在128×128像素区域中的特征提取速度为7.5 kfps,在1920×1080像素图像中的特征提取速度也为55 fps。

著录项

  • 来源
    《Japanese journal of applied physics》 |2014年第4s期|04EE05.1-04EE05.7|共7页
  • 作者

    Hongbo Zhu; Tadashi Shibata;

  • 作者单位

    VLSI Design and Education Center (VDEC), University of Tokyo, Bunkyo, Tokyo 113-0032, Japan;

    Center for Innovative Integrated Electronic Systems, Tohoku University, Sendai 980-0845, Japan;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号