...
首页> 外文期刊>Journal of Crystal Growth >Research advances on III-V MOSFET electronics beyond Si CMOS
【24h】

Research advances on III-V MOSFET electronics beyond Si CMOS

机译:Si-CMOS以外的III-V MOSFET电子学的研究进展

获取原文
获取原文并翻译 | 示例
           

摘要

An overview is given on recent advances of science and devices of III-V based and Si MOS and MOSFET. Firstly, we have integrated molecular beam epitaxy (MBE) with atomic layer deposition (ALD) for the growth of excellent high-k dielectrics with abrupt interfaces, critical for further complementary metal-oxide-semiconductor (CMOS) scaling beyond the 45 nm node. Secondly, we showed that epitaxial yttrium-doped HfO_2 films on GaAs(100) have stabilized the cubic phase, and led to enhancement of k over 30. Thirdly, inelastic electron tunneling spectroscopy (IETS) was applied to probe the phonon modes and charge trappings within the high-K dielectrics. Fourthly, scaling of the high-K oxides approaching 1.0 nm capacitance equivalent thickness (CET) is achieved in a Ga_2O_3(Gd_2O_3)[CGO]/ In_(0.2)Ga_(0.8)As (InGaAs) gate stack that has undergone 850℃ rapid thermal annealing, and which has unpinned the surface Fermi level of the III-V semiconductor. Finally, we have demonstrated a self-aligned inversion-channel In_(0.53)Ga_(0.47)As MOSFETs made of Al_2O_3(2 nm)/GGO(7nm) gate oxide and TiN metal gate at 1-μmgate length, reaching a world record of drain current and transconductance.
机译:概述了基于III-V以及Si MOS和MOSFET的科学和器件的最新进展。首先,我们将分子束外延(MBE)与原子层沉积(ALD)集成在一起,以生长具有突变界面的出色的高k电介质,这对于进一步互补金属氧化物半导体(CMOS)扩展到45 nm以上的节点至关重要。其次,我们表明在GaAs(100)上外延掺杂Yf的HfO_2薄膜已经稳定了立方相,并导致k值超过30。第三,非弹性电子隧穿光谱(IETS)用于探测声子模式和电荷陷阱。在高K电介质中。第四,在快速经历了850℃的Ga_2O_3(Gd_2O_3)[CGO] / In_(0.2)Ga_(0.8)As(InGaAs)栅堆叠中,实现了接近1.0 nm电容等效厚度(CET)的高K氧化物定标。热退火,从而消除了III-V半导体的表面费米能级。最后,我们展示了由Al_2O_3(2 nm)/ GGO(7nm)栅极氧化物和TiN金属栅极制成的自对准反向沟道In_(0.53)Ga_(0.47)As MOSFET,栅极长度为1μm,创世界纪录漏电流和跨导。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号