首页> 外文期刊>Journal of signal processing systems for signal, image, and video technology >Low-Power FPGA-Implementation of atan(Y/X) Using Look-Up Table Methods for Communication Applications
【24h】

Low-Power FPGA-Implementation of atan(Y/X) Using Look-Up Table Methods for Communication Applications

机译:使用查找表方法在通信应用中实现atan(Y / X)的低功耗FPGA实现

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents an architecture for the computation of the atan(Y/X) operation suitable for broadband communication applications where a throughput of 20 MHz is required. The architecture takes advantage of embedded hard-cores of the FPGA device to achieve lower power consumption with respect to an atan(Y/X) operator based on CORDIC algorithm or conventional LUT-based methods. The proposed architecture can compute the atari (Y/X) with a latency of two clock cycles and its power consumption is 49% lower than a CORDIC or 46% lower than multipartite approach.
机译:本文提出了一种计算atan(Y / X)操作的架构,该架构适用于需要20 MHz吞吐量的宽带通信应用。相对于基于CORDIC算法或基于常规LUT的atan(Y / X)运算符,该架构利用了FPGA器件的嵌入式硬核来降低功耗。所提出的架构可以以两个时钟周期的延迟来计算atari(Y / X),其功耗比CORDIC低49%,比多部件方法低46%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号