...
首页> 外文期刊>Journal of VLSI signal processing >Polyphase Filter Approach for High Performance, FPGA-Based Quadrature Demodulation
【24h】

Polyphase Filter Approach for High Performance, FPGA-Based Quadrature Demodulation

机译:基于FPGA的高性能正交解调的多相滤波器方法

获取原文
获取原文并翻译 | 示例
           

摘要

The polyphase filter approach to quadrature demodulation is shown to be well suited for the implementation of purpose-designed wide bandwidth digital quadrature demodulators. The duplicated polyphase filter approach is introduced, as a way to increase the maximum allowable input signal bandwidth for a given implementation technology. Other algorithmic and architectural considerations specifically applicable to the realization of digital filters in low-cost Field-Programmable Gate Array (FPGA) technology are discussed. A design example suitable for processing input signals centered on an intermediate frequency of 160 MHz with a bandwidth of ~45 MHz is presented. This design occupies 83% of the Configurable Logic Blocks (CLBs) in a low-cost Xilinx X4010E-3 FPGA. Additional techniques for further performance optimization are presented.
机译:示出了用于正交解调的多相滤波器方法非常适合于实现专门设计的宽带数字正交解调器。引入了重复的多相滤波器方法,作为一种增加给定实现技术的最大允许输入信号带宽的方法。讨论了专门适用于低成本现场可编程门阵列(FPGA)技术中数字滤波器实现的其他算法和体系结构考虑。给出了一个适合于处理以160 MHz中频为中心,带宽为〜45 MHz的输入信号的设计实例。在低成本的Xilinx X4010E-3 FPGA中,该设计占用了83%的可配置逻辑模块(CLB)。提出了用于进一步性能优化的其他技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号