High Real-Time Design of Digital Pulse Compression Based on FPGA

Qu Xiujie; Ma Cuimei; Zhang Shixin; Lian Sitong

首页> 外文期刊>Mathematical Problems in Engineering >High Real-Time Design of Digital Pulse Compression Based on FPGA

【24h】

High Real-Time Design of Digital Pulse Compression Based on FPGA

机译：基于FPGA的数字脉冲压缩的高实时性设计

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

Because of the poor real-time performance of in-place fast Fourier transforms, a reconfigurable radix-4 FFT processor is studied and designed, which is based on decimation-in-time and single floating-point computation. Theproposed method adopts "pipeline and parallel" structure for accessing multiple memories to improve the FFT processing speed, and then it is applied to digital pulse compression. The experimental result shows that the proposed FFT based on radix-4 computation can implement digital pulse compression rapidly under no adding hardware resources. The proposed method can be also applied to other radix FFTs.

机译：由于就地快速傅立叶变换的实时性较差，因此研究并设计了一种基于实时抽取和单浮点计算的可重配置基4 FFT处理器。提出的方法采用“流水线并行”结构访问多个存储器，以提高FFT处理速度，然后应用于数字脉冲压缩。实验结果表明，所提出的基于基数4的FFT无需增加硬件资源即可快速实现数字脉冲压缩。所提出的方法也可以应用于其他基数FFT。

著录项

来源
《Mathematical Problems in Engineering》 |2015年第5期|792862.1-792862.7|共7页
作者
Qu Xiujie; Ma Cuimei; Zhang Shixin; Lian Sitong;
展开▼
作者单位

Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China.;

Chinese Acad Sci, Inst Elect, Beijing 100190, Peoples R China.;

Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China.;

Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China.;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词

相似文献

外文文献
中文文献
专利

1. High Real-Time Design of Digital Pulse Compression Based on FPGA [J] . XiujieQu, CuimeiMa, ShixinZhang, Mathematical Problems in Engineering: Theory, Methods and Applications . 2015,第2期

机译：基于FPGA的数字脉冲压缩的高实时性设计
2. High Real-Time Design of Digital Pulse Compression Based on FPGA [J] . XiujieQu, CuimeiMa, ShixinZhang, Mathematical Problems in Engineering: Theory, Methods and Applications . 2015,第5期

机译：基于FPGA的数字脉冲压缩的高实时性设计
3. Design and FPGA implementation of digital pulse compression for HF chirp radar based on modified orthogonal transformation [J] . Fan Wang, Huotao Gao, Jie Shi, IEICE Electronics Express . 2011,第20期

机译：基于改进正交变换的HF线性调频雷达数字脉冲压缩设计与FPGA实现
4. Design and Realization of Digital Pulse Compression in Pulsed Radars Based on Linear Frequency Modulation (LFM) Waveforms Using FPGA [C] . H. A. Said, A. A. El-Kouny, A. E. El-Henawey International Conference on Advanced ICT and Education . 2013

机译：基于线性频率调制（LFM）波形使用FPGA的脉冲雷达数字脉冲压缩的设计与实现
5. Design and implementation of an efficient multiphase digital pulse width modulator with integrated graphical display processor using FPGA. [D] . Venkatesan, Dhushyanth. 2012

机译：使用FPGA集成图形显示处理器的高效多相数字脉宽调制器的设计和实现。
6. Real-Time Digital Signal Processing Based on FPGAs for Electronic Skin Implementation [O] . Ali Ibrahim, Paolo Gastaldo, Hussein Chible, 2017

机译：基于FPGA的电子皮肤实现实时数字信号处理
7. High Real-Time Design of Digital Pulse Compression Based on FPGA [O] . Xiujie Qu, Cuimei Ma, Shixin Zhang, 2015

机译：基于FPGA的数字脉冲压缩的高实时设计

High Real-Time Design of Digital Pulse Compression Based on FPGA

摘要

著录项

相似文献

相关主题

期刊订阅