...
首页> 外文期刊>Microelectronic Engineering >Characterization of device performance and reliability of high performance Ge-on-Si field-effect transistor
【24h】

Characterization of device performance and reliability of high performance Ge-on-Si field-effect transistor

机译:高性能Ge-on-Si场效应晶体管的器件性能和可靠性表征

获取原文
获取原文并翻译 | 示例
           

摘要

Analyzed herein is the impact of Si interface passivation layer (IPL) on device performance and reliability of Ge-on-Si field-effect transistors with HfSiO/TaN gate stack. Silicon passivation technique reduced the interface trap density as well as the bulk trap density. Lower trap density obtained with Si IPL improved charge trapping characteristics and reliability under constant voltage stress. NBTI characteristics obtained with Si IPL and without Si IPL proved that Si passivation was very effective to suppress the interface/bulk trap densities and improved transport characteristics of Ge MOSFETs.
机译:本文分析的是硅界面钝化层(IPL)对具有HfSiO / TaN栅堆叠的Ge-on-Si场效应晶体管的器件性能和可靠性的影响。硅钝化技术降低了界面陷阱密度以及整体陷阱密度。 Si IPL所获得的较低的陷阱密度改善了在恒定电压应力下的电荷陷阱特性和可靠性。使用Si IPL和不使用Si IPL所获得的NBTI特性证明,Si钝化对于抑制界面/体陷阱密度和改善Ge MOSFET的传输特性非常有效。

著录项

  • 来源
    《Microelectronic Engineering》 |2011年第12期|p.3424-3427|共4页
  • 作者单位

    SEMATECH. Austin, TX 78741, USA,Department of Electronics Engineering, Chungnam National University, Yusong-Cu, Daejeon 305-764, Republic of Korea;

    SEMATECH. Austin, TX 78741, USA;

    Department of Electronics Engineering, Chungnam National University, Yusong-Cu, Daejeon 305-764, Republic of Korea;

    Department of Electronics Engineering, Chungnam National University, Yusong-Cu, Daejeon 305-764, Republic of Korea;

    Department of Electronics Engineering, Chungnam National University, Yusong-Cu, Daejeon 305-764, Republic of Korea;

    Department of Electronics Engineering, Chungnam National University, Yusong-Cu, Daejeon 305-764, Republic of Korea;

    Department of Electronics Engineering, Chungnam National University, Yusong-Cu, Daejeon 305-764, Republic of Korea;

    SEMATECH. Austin, TX 78741, USA,Intel assignee;

    SEMATECH. Austin, TX 78741, USA;

    SEMATECH. Austin, TX 78741, USA;

    Department of Electronics Engineering, Chungnam National University, Yusong-Cu, Daejeon 305-764, Republic of Korea;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    ge epitaxy; Ge pMOSFETs; NBTI; high-k metal gate;

    机译:ge外延Ge pMOSFETs;NBTI;高k金属门;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号