...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Microelectronics journal >A comprehensive compact model for the design of all-spin-logic based circuits
【24h】

A comprehensive compact model for the design of all-spin-logic based circuits

机译：用于基于全自旋逻辑的电路设计的综合紧凑模型

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

By relying on pure spin transmission, low-frequency charge-spin conversion, and neuron-like mechanism, All Spin Logic (ASL) has the potential to outperform CMOS technology in logic design and especially in neuromorphic computing, with improved fabrication process and material technology in the future. As ASL technology is gaining in maturity, compact models are needed to fill the gap between application requirements and circuit fabrication. However, defining such a model is a tedious task due to the numerous physical parameters to consider and the need for flexibility to explore design tradeoffs. In this paper, we propose an accurate, generic, scalable, and easy-to-use compact model for ASL devices. The model has been validated by comparing with experimental results, which allows investigating the impact of device characteristics such as channel length and channel width on the propagation delay. The model has been implemented in Cadence using in Verilog-A, which allows running transient simulations and comparing the implementations of 4-bit adder and multiplier circuits regarding the area, energy and delay metrics.
机译：通过依靠纯自旋传输，低频电荷自旋转换和类似神经元的机制，All Spin Logic（ASL）在逻辑设计中，特别是在神经形态计算方面具有超越CMOS技术的潜力，并具有改进的制造工艺和材料技术在将来。随着ASL技术的成熟，需要紧凑的模型来填补应用需求和电路制造之间的空白。但是，由于要考虑许多物理参数以及需要灵活地探索设计折衷，因此定义这样的模型是一项繁琐的任务。在本文中，我们为ASL设备提出了一个准确，通用，可扩展且易于使用的紧凑模型。该模型已通过与实验结果进行比较进行了验证，从而可以研究器件特性（例如通道长度和通道宽度）对传播延迟的影响。该模型已在Cadence中使用Verilog-A实施，可以运行瞬态仿真，并就面积，能量和延迟指标比较4位加法器和乘法器电路的实现。

著录项

  • 来源
    《Microelectronics journal》 |2019年第10期|104442.1-104442.10|共10页
  • 作者

    An Qi; Le Beux Sebastien; OConnor Ian; Klein Jacques-Olivier;

  • 作者单位

    Univ Paris Sud Nanosci & Nanotechnol Ctr C2N F-91405 Orsay France|Beihang Univ Qingdao Res Inst Beihang Goertek Joint Microelect Inst Qingdao Shandong Peoples R China;

    Ecole Cent Lyon INL F-69130 Lyon France;

    Univ Paris Sud Nanosci & Nanotechnol Ctr C2N F-91405 Orsay France;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Spintronic; All spin logic; Circuit design; Compact model;

    机译：自旋电子所有旋转逻辑;电路设计;紧凑型;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号