Variability-tolerant routing algorithms for Networks-on-Chip

Eman Kamel Gawish; M. Watheq El-Kharashi; M.F. Abu-Elyazeed

首页> 外文期刊>Microprocessors and microsystems >Variability-tolerant routing algorithms for Networks-on-Chip

【24h】

Variability-tolerant routing algorithms for Networks-on-Chip

机译：片上网络的容错路由算法

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

This paper proposes variability-tolerant routing algorithms for mesh-based Networks-on-Chip (NoC). Different NoC routing algorithms are modified, from variability perspective, to route flits through links with lower failure probability. The algorithms considered in this study are XY, West-First, Negative-First, and Odd-Even routing algorithms. To evaluate our variability-tolerant routing algorithms, a cycle-accurate simulator, NoCTweak, is used to measure how tolerant the resultant NoCs are against process variations. Results reflect the efficiency of our routing algorithms to overcome the process variation problems in modern fabrication technologies. For example, variability-tolerant West-First routing algorithm achieves up to 56% reduction in NoC overall failure rate.

机译：本文提出了基于网格的片上网络（NoC）的可变容忍路由算法。从可变性的角度出发，对不同的NoC路由算法进行了修改，以通过故障概率较低的链路路由碎片。本研究中考虑的算法是XY，West-First，Negative-First和Odd-Even路由算法。为了评估我们的可变容忍路由算法，使用了周期精确的仿真器NoCTweak来衡量所得NoC对流程变化的容忍程度。结果反映了我们的布线算法在克服现代制造技术中的工艺变化问题方面的效率。例如，可变性的West-First路由算法可使NoC总体故障率降低多达56％。

著录项

来源
《Microprocessors and microsystems》 |2014年第8ptab期|1037-1045|共9页
作者
Eman Kamel Gawish; M. Watheq El-Kharashi; M.F. Abu-Elyazeed;
展开▼
作者单位

Department of Electronics and Electrical Communications Engineering, Cairo University, Giza 12613, Egypt;

Department of Computer and Systems Engineering, Ain Shams University, Cairo 11517, Egypt;

Department of Electronics and Electrical Communications Engineering, Cairo University, Giza 12613, Egypt;

展开▼
收录信息美国《科学引文索引》(SCI);美国《工程索引》(EI);
原文格式 PDF
正文语种 eng
中图分类
关键词
Networks-on-Chip (NoC); Process variations; Routing algorithms;

机译：片上网络（NoC）;工艺变化;路由算法;

相似文献

外文文献
中文文献
专利

1. eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip [J] . Beldachi A.F., Hollis S., Nunez-Yanez J.L. Computers & Digital Techniques, IET . 2014,第3期

机译：片上网络的扩展Torus路由算法：动态可重新配置片上网络的路由算法
2. Fully adaptive routing algorithms and region-based approaches for two-dimensional and three-dimensional networks-on-chip [J] . Ebrahimi M. Computers & Digital Techniques, IET . 2013,第6期

机译：二维和三维片上网络的完全自适应路由算法和基于区域的方法
3. Deadlock-free generic routing algorithms for 3-dimensional Networks-on-Chip with reduced vertical link density topologies [J] . Haoyuan Ying, Ashok Jaiswal, Thomas Hollstein, Journal of systems architecture . 2013,第7期

机译：具有降低的垂直链路密度拓扑的3维片上网络的无死锁通用路由算法
4. Reliability assessment of fault tolerant routing algorithms in networks-on-chip: An analytic approach [C] . Sadia Moriam, Gerhard P. Fettweis Design, Automation Test in Europe Conference Exhibition . 2017

机译：片上网络中容错路由算法的可靠性评估：一种分析方法
5. A Highly Modular Router Microarchitecture for Networks-on-Chip [D] . Wu, Wo-Tak 2019

机译：片上网络的高度模块化路由器微体系结构
6. Development of routing algorithms in networks-on-chip based on two-dimensional optimal circulant topologies [O] . Aleksandr Yu. Romanov, Evgeny V. Lezhnev, Aleksandr Yu. Glukhikh, 2020

机译：基于二维最优循环拓扑的片上网络路由算法开发
7. eXtended Torus routing algorithm for networks-on-chip:a routing algorithm for dynamically reconfigurable networks-on-chip [O] . Farhadi Beldachi, Arash F, Hollis, Simon J, Nunez-Yanez, Jose L 2014

机译：片上网络的扩展Torus路由算法：动态可重新配置片上网络的路由算法

Variability-tolerant routing algorithms for Networks-on-Chip

摘要

著录项

相似文献

相关主题

期刊订阅