...
首页> 外文期刊>Microwaves, Antennas & Propagation, IET >Bandwidth-size design trade-offs for compact spline-parameterised patch couplers by means of electromagnetic-driven multi-objective optimisation
【24h】

Bandwidth-size design trade-offs for compact spline-parameterised patch couplers by means of electromagnetic-driven multi-objective optimisation

机译:紧凑的带宽尺寸设计折衷通过电磁驱动的多目标优化来实现样条参数化的贴片耦合器[?show [AQ = “ ” ID = “ Q1] ”?>

获取原文
获取原文并翻译 | 示例
           

摘要

Broad bandwidth and small size are the key performance figures for contemporary microwave couplers. These requirements are conflicting, i. e. improvement of one generally leads to degradation of the other assuming fixed topology of the circuit at hand. From a designer's perspective, the knowledge about available design trade-offs is indispensable as it permits for tailoring the circuit for particular applications as well as comparing alternative coupler topologies in a conclusive manner. In this work, investigations of design trade-offs for a miniaturised spline-parameterised patch coupler (PC) are carried out. By means of rigorous surrogate-assisted multi-objective optimisation, a set of designs that represent the best possible compromises between the coupler bandwidth and miniaturisation rates are obtained and analysed. To maintain the computational cost of the design process at acceptable levels, despite a large number of geometry parameters, sequential domain patching is utilised as the optimisation engine. A re-tuning process that involves local approximation surrogates supplements identification of the initial design set. For the sake of illustration, a hybrid PC operating at 5.6 GHz is considered. The set of designs found for this circuit represent trade-offs spanning from 0.9 GHz to over 1.8 GHz (bandwidth) and from 360 to 517 mm2 (footprint area).
机译:宽带和小尺寸是当代微波耦合器的关键性能指标。这些要求是矛盾的,即e。假设手边电路的拓扑固定,那么对一个方法的改进通常会导致另一方法的性能下降。从设计者的角度来看,有关可用设计折衷的知识是必不可少的,因为它可以为特定应用量身定制电路,并以确定的方式比较其他耦合器拓扑。在这项工作中,对小型花键参数化贴片耦合器(PC)的设计折衷进行了研究。通过严格的代理辅助多目标优化,可以获得并分析了一组代表耦合器带宽和小型化率之间最佳折衷的设计。为了将设计过程的计算成本维持在可接受的水平,尽管有大量的几何参数,但仍将顺序域修补用作优化引擎。涉及局部近似的重新调整过程可补充初始设计集的标识。为了说明起见,考虑了工作在5.6 GHz的混合PC。为该电路找到的一组设计代表了从0.9 GHz到超过1.8 GHz(带宽)和从360到517 mm2(占地面积)的权衡。

著录项

  • 来源
    《Microwaves, Antennas & Propagation, IET》 |2019年第11期|1921-1927|共7页
  • 作者单位

    Reykjavik Univ, Engn Optimisat & Modelling Ctr, Sch Sci & Engn, Menntavegur 1, IS-101 Reykjavik, Iceland|Gdansk Univ Technol, Fac Elect Telecommun & Informat, Narutowicza 11-12, PL-80233 Gdansk, Poland;

    Gdansk Univ Technol, Fac Elect Telecommun & Informat, Narutowicza 11-12, PL-80233 Gdansk, Poland;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号