Microprocessors dividing into two camps: big and high performance, and small and efficient

John Keller

首页> 外文期刊>Military & Aerospace Electronics >Microprocessors dividing into two camps: big and high performance, and small and efficient

【24h】

Microprocessors dividing into two camps: big and high performance, and small and efficient

机译：微处理器分为两大阵营：高性能和高性能，小型和高效

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

Microprocessors for modern military and aerospace applications are diverging into two distinct classes-high-end microprocessors for demanding applications like radar processing, signals intelligence (SI-GINT), and electronic warfare (EW), and highly integrated chips without the performance of their high-end brethren, but with small size, weight, and power consumption (SWaP).

机译：用于现代军事和航空航天应用的微处理器分为两类：高端微处理器，用于要求苛刻的应用，例如雷达处理，信号情报（SI-GINT）和电子战（EW）；以及高度集成的芯片，而没有其高性能端弟兄，但体积小，重量轻且功耗（SWaP）小。

著录项

来源
《Military & Aerospace Electronics》 |2014年第7期|20-21|共2页
作者
John Keller;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词

相似文献

外文文献
中文文献
专利

1. A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator [J] . Itaru Hida, Shinya Takamaeda-Yamazaki, Masayuki Ikebe, Circuits and systems . 2017,第5期

机译：具有新型受限动态可重构加速器的高性能节能微处理器
2. A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator [J] . Itaru Hida, Shinya Takamaeda-Yamazaki, Masayuki Ikebe, Circuits and Systems . 2017,第5期

机译：具有新型限制动态可重新配置的加速器的高性能和节能微处理器
3. Efficient Utilization of Vector Registers to Improve FFT Performance on SIMD Microprocessors [J] . Feng YU, Ruifeng GE, Zeke WANG IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences . 2013,第7期

机译：向量寄存器的有效利用以提高SIMD微处理器上的FFT性能
4. 2.1 Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core [C] . Teja Singh, Sundar Rangarajan, Deepesh John, IEEE International Solid- State Circuits Conference . 2020

机译：2.1 Zen 2：AMD 7nm节能高性能x86-64微处理器内核
5. On Efficient GPGPU Computing for Integrated Heterogeneous CPU-GPU Microprocessors [D] . Gerzhoy, Daniel. 2021

机译：关于集成异构CPU-GPU微处理器的高效GPGPU计算
6. Response to: Letter to editor regarding: OASIS 1: Retrospective analysis of four different microprocessor knee types by Campbell et al. [O] . James H Campbell, Phillip M Stevens, Shane R Wurdeman 2021

机译：回应：对编辑的信：OASIS 1：Campbell等人的四种不同微处理器膝关节类型的回顾性分析。
7. Priority Assignment Optimization for Minimization of Current Surge in High Performance Power Efficient Clock-gated Microprocessor [O] . 2008

机译：优先级分配优化，可最大限度地降低高性能节能时钟门控微处理器中的电流浪涌

Microprocessors dividing into two camps: big and high performance, and small and efficient

摘要

著录项

相似文献

相关主题

期刊订阅