...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Multimedia, IEEE Transactions on >A High-Throughput Hardware Design of a One-Dimensional SPIHT Algorithm
【24h】

A High-Throughput Hardware Design of a One-Dimensional SPIHT Algorithm

机译：一维SPIHT算法的高吞吐量硬件设计

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Video display systems include frame memory, which stores video data for display. To reduce system cost, video data are often compressed for storage in frame memory. A desirable characteristic for display memory compression is support for the raster-scan processing order and the fixed target compression ratio. Set partitioning in hierarchical trees (SPIHT) is an efficient two-dimensional compression algorithm that guarantees a fixed target compression ratio, but its one-dimensional (1D) variation has received little attention, even though its 1D nature supports the raster-scan processing order. This paper proposes a novel hardware design for 1D SPIHT. The algorithm is modified to exploit parallelism for effective hardware implementation. For the encoder, dependences that prohibit parallel execution are resolved and a pipelined schedule is proposed. For the parallel execution of the decoder, the algorithm is modified to enable estimation of the bitstream length of each pass prior to decoding. This modification allows parallel and pipelined decoding operations, leading to a high-throughput design for both encoder and decoder. Although the modifications slightly decrease compression efficiency, additional optimizations are proposed to improve such efficiency. As a result, the peak signal-to-noise ratio drop is reduced from 1.40 dB to 0.44 dB. The throughputs of the proposed encoder and decoder are 7.04 Gbps and 7.63 Gbps, respectively, and their respective gate counts are 37.2 K and 54.1 K.
机译：视频显示系统包括帧存储器，该帧存储器存储视频数据以供显示。为了降低系统成本，通常将视频数据压缩以存储在帧存储器中。显示存储器压缩的理想特性是支持光栅扫描处理顺序和固定的目标压缩率。分层树中的集合划分（SPIHT）是一种有效的二维压缩算法，可确保固定的目标压缩率，但是其一维（1D）变化几乎没有受到关注，即使其一维性质支持栅格扫描处理顺序也是如此。 。本文提出了一种新颖的一维SPIHT硬件设计。对该算法进行了修改，以利用并行性来实现有效的硬件。对于编码器，解决了禁止并行执行的依赖性，并提出了流水线调度。为了并行执行解码器，对算法进行了修改，以便能够在解码之前估算每个通道的比特流长度。此修改允许并行和流水线解码操作，从而导致编码器和解码器的高吞吐量设计。尽管这些修改会稍微降低压缩效率，但仍提出了其他优化措施来提高这种效率。结果，峰值信噪比下降从1.40 dB减小到0.44 dB。拟议的编码器和解码器的吞吐量分别为7.04 Gbps和7.63 Gbps，它们各自的门数为37.2 K和54.1 K.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号