...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Neural processing letters >A Design Strategy for the Efficient Implementation of Random Basis Neural Networks on Resource-Constrained Devices
【24h】

A Design Strategy for the Efficient Implementation of Random Basis Neural Networks on Resource-Constrained Devices

机译：有效地实现随机基础神经网络对资源约束设备的设计策略

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

The deployment of connectionist models on resource-constrained, low-power embedded systems brings about specific implementation issues. The paper presents a design strategy, aimed at low-end reconfigurable devices, for implementing the prediction operation supported by a single hidden-layer feedforward neural network (SLFN). The paper first shows that a considerable efficiency can be obtained when hard-limiter thresholding operators support the activation functions of the neurons. Secondly, the analysis highlights the advantages of using random basis networks, thanks to their limited memory requirements. Finally, the paper presents a pair of different architectural approaches to the effective support of SLFNs on CPLDs and low-end FPGAs. The alternatives differ in the specific trade-off strategy between area utilization and latency. Experiments confirm the effectiveness of both schemes, yielding a pair of viable implementation options for satisfying the respective constraints, namely effective area utilization or low latency.
机译：在资源受限的低功耗嵌入式系统上部署连接师模型会带来特定的实现问题。本文提出了一种针对低端可重新配置设备的设计策略，用于实现由单个隐藏层前馈神经网络（SLFN）支持的预测操作。本文首先表明，当硬限制器阈值调节器支持神经元的激活功能时，可以获得相当大的效率。其次，由于其内存要求有限，分析突出了使用随机基础网络的优势。最后，本文介绍了对CPLD和低端FPGA对SLFN的有效支持的不同架构方法。替代方案在区域利用率和延迟之间的特定权衡策略不同。实验证实了这两种方案的有效性，产生了一对可行的实现选项，用于满足各自的限制，即有效的面积利用或低延迟。

著录项

  • 来源
    《Neural processing letters》 |2020年第2期|1611-1629|共19页
  • 作者

    Edoardo Ragusa; Christian Gianoglio; Rodolfo Zunino; Paolo Gastaldo;

  • 作者单位

    Department of Electrical Electronic Telecommunications Engineering and Naval Architecture DITEN University of Genoa Genoa Italy;

    Department of Electrical Electronic Telecommunications Engineering and Naval Architecture DITEN University of Genoa Genoa Italy;

    Department of Electrical Electronic Telecommunications Engineering and Naval Architecture DITEN University of Genoa Genoa Italy;

    Department of Electrical Electronic Telecommunications Engineering and Naval Architecture DITEN University of Genoa Genoa Italy;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Random basis networks; Threshold function; Digital architectures; FPGA; CPLD;

    机译：随机基础网络;阈值函数;数字架构;FPGA;CPLD.;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号