首页> 外文期刊>Operating systems review >Evaluation of Architectural Support for Global Address-Based Communication in Large-Scale Parallel Machines
【24h】

Evaluation of Architectural Support for Global Address-Based Communication in Large-Scale Parallel Machines

机译:大规模并行机中基于全球地址的通信的体系结构支持评估

获取原文
获取原文并翻译 | 示例
           

摘要

Large-scale parallel machines are incorporating increasingly sophisticated architectural support for user-level messaging and global memory access. We provide a systematic evaluation of a broad spectrum of current design alternatives based on our implementations of a global address language on the Thinking Machines CM-5, Intel Paragon, Meiko CS-2, Cray T3D, and Berkeley NOW. This evaluation includes a range of compilation strategies that make varying use of the network processor; each is optimized for the target architecture and the particular strategy. We analyze a family of interacting issues that determine the performance tradeoffs in each implementation, quantify the resulting latency, overhead, and bandwidth of the global access operations, and demonstrate the effects on application performance.
机译:大型并行机正在为用户级消息传递和全局内存访问合并越来越复杂的体系结构支持。我们基于在Thinking Machines CM-5,Intel Paragon,Meiko CS-2,Cray T3D和Berkeley NOW上实现的全球地址语言的实现,对当前设计备选方案的系统评估。该评估包括一系列使用网络处理器的编译策略;每个都针对目标体系结构和特定策略进行了优化。我们分析了一系列相互影响的问题,这些问题确定了每种实现方式中的性能折衷,量化了全局访问操作的延迟,开销和带宽,并演示了对应用程序性能的影响。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号