首页> 外文期刊>Parallel and Distributed Systems, IEEE Transactions on >Distributed Cooperative Caching: An Energy Efficient Memory Scheme for Chip Multiprocessors
【24h】

Distributed Cooperative Caching: An Energy Efficient Memory Scheme for Chip Multiprocessors

机译:分布式协作缓存:一种适用于芯片多处理器的节能存储方案

获取原文
获取原文并翻译 | 示例
           

摘要

Current trends in CMPs indicate that the core count will increase in the near future. One of the main performance limiters of these forthcoming microarchitectures is the latency and high demand of the on-chip network and the off-chip memory communication. One of the main trade-offs when searching an optimal cache hierarchy is the sharing degree of cache space and its on-die distribution. Several techniques have appeared recently that optimize these parameters to get a better performance. This work provides some insight in the most promising configurations for tiled microarchitectures and shows the advantages and limitations of each of them in terms of performance and energy efficiency. This paper extends previous works by providing a complete study that evaluates different network topologies, single and multithreaded benchmarks, and single and multiprogrammed execution. In all these studies, the Distributed Cooperative Caching shows to be a promising alternative to traditional configurations for chip multiprocessors, providing a scalable and energy efficient solution.
机译:CMP的当前趋势表明,核心数量将在不久的将来增加。这些即将到来的微体系结构的主要性能限制因素之一是片上网络和片外存储器通信的延迟和高要求。搜索最佳缓存层次结构时的主要权衡之一是缓存空间的共享程度及其在芯片上的分布。最近出现了几种优化这些参数以获得更好性能的技术。这项工作为平铺微体系结构的最有前景的配置提供了一些见识,并显示了它们在性能和能效方面的优点和局限性。本文通过提供完整的研究来扩展以前的工作,该研究评估不同的网络拓扑,单线程和多线程基准以及单线程和多程序执行。在所有这些研究中,分布式协作缓存显示出是芯片多处理器传统配置的有前途的替代方案,可提供可扩展且节能的解决方案。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号