机译:通过模型检查来验证共享内存多处理器上的顺序一致性
Microsoft Res., Redmond, WA, USA;
shared memory systems; memory protocols; cache storage; decidability; formal verification; formal specification; finite state machines; logic design; temporal logic; causality; shared-memory multiprocessor; sequential consistency verification; multiprocessor design; finite-state cache-coherence protocol; causality property; data independence property; read event value; write event value; temporal order; model checking algorithm; logic design; program verification; program specification; program reasoning;
机译:评估共享内存多处理器中基于硬件的步幅和顺序预取
机译:共享内存多处理器中的顺序硬件预取
机译:使用高级功能和协议规范模型验证RTL设计的统一顺序等效性检查方法
机译:验证共享内存多处理器系统上的顺序一致性
机译:开发和分析弱内存一致性模型以加速共享内存多处理器系统
机译:向量验证方法中一致性检查的使用
机译:验证共享内存多处理器的顺序一致性 模型检查
机译:符号模型检验顺序电路验证