...
【24h】

The latch bus driver system

机译:闩锁总线驱动器系统

获取原文
获取原文并翻译 | 示例
           

摘要

A large and growing fraction of the power in modern VSLI chips is dissipated by the drivers of external bus lines. A novel bus system drastically reduces power and noise by using a central driver chip which periodically attempts to charge and to discharge the bus lines. The transmitters of the selected chip inhibit the charge process for the establishment of a 'low' signal. The central driver latches the signal state after the inhibit phase. The authors explain the inhibit driver principle in comparison with the usual push-pull system, present the timing characteristics, and report on the design and the measured results of an experimental central driver chip in full-custom CMOS.
机译:外部总线驱动器消耗了现代VSLI芯片中越来越大的功率。一种新颖的总线系统通过使用中央驱动器芯片来大幅度降低功率和噪声,该驱动器芯片会定期尝试对总线进行充电和放电。所选芯片的发射器禁止充电过程以建立“低”信号。在禁止阶段之后,中央驱动器锁存信号状态。与常规推挽系统相比,作者解释了抑制驱动器原理,介绍了时序特性,并报告了全定制CMOS实验中央驱动器芯片的设计和测量结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号