A 4-GHz 8-b ADC system

Schiller C.; Byrne P.

首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 4-GHz 8-b ADC system

【24h】

A 4-GHz 8-b ADC system

机译：4 GHz 8-b ADC系统

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

The system described incorporates silicon bipolar, thick-film hybrid, and CMOS process technologies. A sampler chip providing filtered pulses to four analog-to-digital converter chips on one thick-film hybrid can provide 8 b of resolution and a 2-Gsample/s sampling rate. A novel sampling process called sample and filter is used to reduce the bandwidth requirements of post-sampling circuitry. Two thick-film hybrids with interleaved sample timing were used to obtain a 4-Gsample/s sample rate, 2-GHz bandwidth, and eight effective bits at DC. The goals for system functionality, resolution, bandwidth, and noise were all met with the initial prototypes of the chips and the thick-film hybrid.

机译：所描述的系统结合了硅双极，厚膜混合和CMOS工艺技术。将一个滤波后的脉冲提供给一个厚膜混合电路上的四个模数转换器芯片的采样器芯片可以提供8b的分辨率和2Gsample / s的采样率。一种新颖的采样过程称为采样和滤波器，用于减少后采样电路的带宽需求。两个具有交错采样定时的厚膜混合器用于获得4-Gsample / s采样率，2-GHz带宽和DC的八个有效位。系统功能，分辨率，带宽和噪声的目标均通过芯片和厚膜混合动力系统的初始原型得以实现。

著录项

来源
《IEEE Journal of Solid-State Circuits》 |1991年第12期|P.1781-1789|共9页
作者
Schiller C.; Byrne P.;
展开▼
作者单位

展开▼
收录信息美国《科学引文索引》(SCI);美国《工程索引》(EI);
原文格式 PDF
正文语种 eng
中图分类一般性问题;基本电子电路;
关键词

相似文献

外文文献
中文文献
专利

1. A 24–72-GS/s 8-b Time-Interleaved SAR ADC With 2.0–3.3-pJ/Conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET [J] . Lukas Kull, Danny Luu, Christian Menolfi, Solid-State Circuits, IEEE Journal of . 2018,第12期

机译：14-nm CMOS FinFET中的奈奎斯特（Nyquist）的24-72-GS / s 8-b时间交错SAR ADC具有2.0-3.3pJ /转换和> 30 dB SNDR
2. An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC [J] . Wei H., Chan C.-H., Chio U.-F., Solid-State Circuits, IEEE Journal of . 2012,第11期

机译：具有电阻DAC的8-b 400-MS / s 2b /周期SAR ADC
3. An ultra low die area 8-b ADC and its generic calibration logic [J] . Nikos Petrellis, Michael Birbas Analog Integrated Circuits and Signal Processing . 2012,第3期

机译：超低裸片面积8-b ADC及其通用校准逻辑
4. An 8-b 1.5 MS/s 2-bit Per Cycle SAR ADC with Parasitic Insensitive Single Capacitive Reference DAC [C] . Kalpana G. Bhat, Tonse Laxminidhi, M. S. Bhat IEEE Region 10 Conference . 2015

机译：每个循环SAR ADC 8-B 1.5 MS / S 2位，具有寄生质量不敏感单电容参考DAC
5. G-Band Double Balanced Mixer in Tandem with High-Speed ADC for Baseband Signal Processing in RF Communication Systems [D] . ?Yarragunta, Sai Rishieshwar Reddy 2020

机译：G带双射频通信系统平衡混频器串联与高速 ADC，用于基带信号处理
6. A Soft-Error-Tolerant SAR ADC with Dual-Capacitor Sample-and-Hold Control for Sensor Systems [O] . Duckhoon Ro, Minseong Um, Hyung-Min Lee 2021

机译：具有双电容器样品和保持控制的软堵塞SAR ADC用于传感器系统
7. Can mean ADC value and ADC ratio of benign prostate tissue to prostate cancer assist in the prediction of clinically significant prostate cancer within the PI-RADSv2 scoring system? [O] . Samar Ramzy Ragheb, Reem Hassan Bassiouny 2020

机译：可以意味着良性前列腺组织与前列腺癌的ADC值和ADC比率在PI-Radsv2评分系统中预测临床显着的前列腺癌？
8. Attitude Determination and Control System (ADCS) and Maintenance and Diagnostic System (MDS): A maintenance and diagnostic system for Space Station Freedom [R] . Toms, David, Hadden, George D., Harrington, Jim 1990

机译：姿态确定和控制系统（aDCs）和维护和诊断系统（mDs）：空间站自由的维护和诊断系统

A 4-GHz 8-b ADC system

摘要

著录项

相似文献

相关主题

期刊订阅