A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35-<formula formulatype='inline'> <tex Notation='TeX'>$mu$</tex></formula>m SiGe BiCMOS

Yang C.-Y.; Weng J.-H.; Chang H.-Y.

首页> 外文期刊>Solid-State Circuits, IEEE Journal of >A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35- $mu$m SiGe BiCMOS

【24h】

A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35- $mu$m SiGe BiCMOS

机译：使用模拟正弦映射技术的5GHz直接数字频率合成器，采用0.35- <公式FormulaType =“ inline”> $ mu $ m SiGe BiCMOS

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

A direct digital frequency synthesizer (DDFS) using an analog-sine-mapping technique is presented in a 0.35-$mu{hbox{m}}$ SiGe BiCMOS process. We intend to apply the translinear principle to develop a triangle-to-sine converter (TSC) that can achieve outputs with low harmonic content. The TSC is introduced for the DDFS to translate phase data to sine wave. Using this analog-interpolating technique, the DDFS, with 9 bits of phase resolution and 8 bits of amplitude resolution, can achieve operation at 5-GHz clock frequency and can further reduce power consumption and die area. The spurious-free dynamic range (SFDR) of the DDFS is better than 48 dBc at low synthesized frequencies, decreasing to 45.7 dBc worst case at the Nyquist synthesized frequency for output frequency band (0–2.5 GHz). The DDFS consumes 460 mW at a 3.3-V supply and achieves a high power efficiency figure of merit (FOM) of 10.87 GHz/W. The chip occupies $1.5times 1.4 {hbox{mm}}^{2}$ .

机译：使用模拟正弦映射技术的直接数字频率合成器（DDFS）显示在0.35- <公式Formulatype =“ inline”> $ mu {hbox {m}} $ SiGe BiCMOS工艺。我们打算应用跨线性原理来开发可实现低谐波含量输出的三角到正弦转换器（TSC）。为DDFS引入了TSC，将相位数据转换为正弦波。使用这种模拟插值技术，具有9位相位分辨率和8位幅度分辨率的DDFS可以在5 GHz时钟频率下工作，并且可以进一步降低功耗和芯片面积。在低合成频率下，DDFS的无杂散动态范围（SFDR）优于48 dBc，在输出频带（0–2.5 GHz）的Nyquist合成频率下，最差情况降至45.7 dBc。 DDFS在3.3V电源下的功耗为460mW，并实现了10.87 GHz / W的高功率效率品质因数（FOM）。芯片占用 $ 1.5 x 1.4 {hbox {mm}} ^ {2} $ 。

著录项

来源
《Solid-State Circuits, IEEE Journal of》 |2011年第9期|p.2064-2072|共9页
作者
Yang C.-Y.; Weng J.-H.; Chang H.-Y.;
展开▼
作者单位

Graduate Institute of Electrical Engineering and Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan, R.O.C.;

展开▼
收录信息美国《科学引文索引》(SCI);美国《工程索引》(EI);
原文格式 PDF
正文语种 eng
中图分类
关键词
BiCMOS integrated circuits; digital-to-analog converter; direct digital frequency synthesizer; translinear; triangle-to-sine converter;

机译：BiCMOS集成电路数模转换器直接数字频率合成器超线性三角正弦转换器;

相似文献

外文文献
中文文献
专利

1. A 19.2 mW, ${> 45}~{rm dB}$ Gain and High-Selectivity 94 GHz LNA in 0.13 $mu{rm m}$ SiGe BiCMOS [J] . Bi X., Guo Y., Xiong Y.Z., Microwave and Wireless Components Letters, IEEE . 2013,第5期

机译：一个19.2 mW的 $ {> 45}〜{rm dB} $ 增益和高选择性94 GHz LNA在0.13 <公式Formulatype =“ inline”> $ mu {rm m} $ SiGe BiCMOS
2. A 0.13-$mu{hbox {m}}$ SiGe BiCMOS Colpitts-Based VCO for $W$-Band Radar Transmitters [J] . Sapone G., Ragonese E., Italia A., Microwave Theory and Techniques, IEEE Transactions on . 2013,第1期

机译：用于 $ mu {hbox {m}} $ > $ W $ -波段雷达发射机
3. 1.5-$mu$ m Frequency-Stabilized $lambda/4$ -Shifted DFB LD Employing an External Fiber Ring Cavity With a Linewidth of 2.6 kHz and an RIN of $-$ 135 dB/Hz [J] . Kasai K., Mori A., Nakazawa M. Photonics Technology Letters, IEEE . 2011,第15期

机译：1.5- $ mu $ m频率稳定的 $ lambda / 4 $ -移位的DFB LD，使用线宽为2.6 kHz且RIN为 $-的外部光纤环形腔$ 135 dB / Hz
4. A Wideband Tunable Voltage Controlled Oscillator Supporting Non-harmonically-Related Multiple Frequency Bands for Future 5G Applications Using $mathbf{0.13}-mu mathbf{m}$ SiGe BiCMOS Technology [C] . Farman Ullah, Yu Liu, Zhiqiang Li, IEEE International Conference on Integrated Circuits and Microsystems . 2018

机译：使用 $ mathbf {0.13}- mu mathbf {m} $ SiGe BiCMOS技术的宽带可调压控振荡器，支持未来5G应用中的非谐波相关多频带
5. Design techniques for low-power wide-band direct digital frequency synthesizers of spread spectrum communication applications. [D] . Jiang, Jiandong. 2001

机译：扩频通信应用的低功率宽带直接数字频率合成器的设计技术。
6. A 265 V$_{m RMS}$ Mains Interface Integrated in 0.35 $mu$m CMOS [O] . H. Meyvaert, P. Smeets, M. Steyaert 2013

机译：A 265 V <公式甲型键=“内联”> $ _ { RM RMS} $ MAINS接口集成在0.35 <公式甲型型=“内联”> $ mu $ m cmos

A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35- $mu$m SiGe BiCMOS

摘要

著录项

相似文献

相关主题

期刊订阅