...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET
【24h】

A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET

机译:具有10纳米FinFET中的三抽头FFE的112 Gb / s PAM-4 56 Gb / s NRZ可重配置发射机

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents a reconfigurable 56 GS/s transmitter (TX) that operates up to 112 Gb/s with four-level pulse-amplitude modulation (PAM-4) and at 56 Gb/s with non-return-to-zero (NRZ) modulation scheme. Fabricated in the 10-nm FinFET technology, the TX incorporates a four-way interleaved quarter-rate architecture with a three-tap feed-forward equalizer (FFE). Key features of the TX include a 1-UI pulsegenerator- based 4: 1 serializer combined with a current-mode logic (CML) driver, low-power data-serializing paths, an output pad-network using a multi-segment pi-coil for bandwidth co-optimization together with ESD diodes, sub-80-fs resolution duty-cycle detector/corrector (DCD/DCC) and quadrature-error detector/corrector (QED/QEC) circuits, and a hybrid LC-phase-locked loop (PLL) with quadrature clock distribution circuits. The TX operating at 112 Gb/s in PAM-4 modulation consumes 232 mW from 1- and 1.5-V supplies, achieving an 2.07 pJ/b energy efficiency. The TX front end occupies an area of 0.0302 mm(2).
机译:本文提出了一种可重配置的56 GS / s发射机(TX),该发射机以四电平脉冲幅度调制(PAM-4)的速度高达112 Gb / s,在非归零(NRZ)的情况下以56 Gb / s的速度运行)调制方案。 TX采用10纳米FinFET技术制造,结合了四路交错四分之一速率架构和三抽头前馈均衡器(FFE)。 TX的主要功能包括基于1-UI脉冲发生器的4:1串行器与电流模式逻辑(CML)驱动器相结合,低功耗数据串行化路径,使用多段pi线圈的输出焊盘网络与ESD二极管,低于80fs分辨率的占空比检测器/校正器(DCD / DCC)和正交误差检测器/校正器(QED / QEC)电路以及混合LC锁相环一起用于带宽协同优化(PLL)具有正交时钟分配电路。在PAM-4调制下以112 Gb / s的速率运行的TX从1和1.5 V电源消耗232 mW功率,实现2.07 pJ / b的能量效率。 TX前端占用0.0302 mm(2)的面积。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号