...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 1 V 103 dB 3rd-Order Audio Continuous-Time ΔΣ ADC With Enhanced Noise Shaping in 65 nm CMOS
【24h】

A 1 V 103 dB 3rd-Order Audio Continuous-Time ΔΣ ADC With Enhanced Noise Shaping in 65 nm CMOS

机译：在65 nm CMOS中具有增强的噪声整形的1 V 103 dB三阶音频连续时间ΔΣADC

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

As technology scales, integrating high resolution ADCs into high fidelity mixed signal systems becomes challenging in advanced CMOS processes. Cascading integrators to achieve high-order filter structures limits the modulation index and compromises on stability at the expense of added hardware and power consumption. To optimize the maximum stable amplitude (MSA) to accommodate a larger input dynamic range, the supply rails have to be expanded, which limited technology choices to those of a larger feature size. This work proposes a 25 kHz 3rd-order continuous-time ΔΣ modulator (CTΔΣM) utilizing a 5-bit SAR quantizer, enabling noise coupling (NC) to be possible in a typical nanoscale CMOS 65 nm technology with VDD of 1 V. Mismatches in SAR comparator and DAC array are mitigated with a proposed calibration scheme while CM mismatches are solved by a floating differential charge storage capacitor (FDCSC) coupling method. To allow sufficient time for SAR bit cycling and noise charge feedback settling, 1 Ts excess loop delay (ELD) is compensated with digital differentiation that minimizes both the power and complexity of the auxiliary feedback DAC. The prototype obtained DR/SNR/SNDR of 103.1 dB/100.1 dB/95.2 dB while dissipating 0.8 mW, hence achieving a FoMSNDR and FoMschreier of 0.34 pJ/level and 177.9 dB, respectively.
机译：随着技术的发展，在先进的CMOS工艺中，将高分辨率ADC集成到高保真混合信号系统中变得越来越具有挑战性。用于实现高阶滤波器结构的级联积分器限制了调制指数并损害了稳定性，但以增加硬件和功耗为代价。为了优化最大稳定幅度（MSA）以适应更大的输入动态范围，必须扩展供电轨，这将技术选择限制为具有较大特征尺寸的技术选择。这项工作提出了一个采用5位SAR量化器的25 kHz三阶连续时间ΔΣ调制器（CTΔΣM），从而使典型的纳米CMOS 65 nm技术（VDD为1 V）可以实现噪声耦合（NC）。 SAR比较器和DAC阵列通过提出的校准方案得以缓解，而CM失配通过浮动差分电荷存储电容器（FDCSC）耦合方法得以解决。为了给SAR比特循环和噪声电荷反馈建立足够的时间，使用数字差分补偿了1 Ts的过大环路延迟（ELD），这使辅助反馈DAC的功耗和复杂性最小化。该原型在耗散0.8 mW时获得了103.1 dB / 100.1 dB / 95.2 dB的DR / SNR / SNDR，因此分别实现了0.34 pJ / level和177.9 dB的FoMSNDR和FoMschreier。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号