...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A Low-Power 26-GHz Transformer-Based Regulated Cascode SiGe BiCMOS Transimpedance Amplifier
【24h】

A Low-Power 26-GHz Transformer-Based Regulated Cascode SiGe BiCMOS Transimpedance Amplifier

机译：基于低功耗26 GHz变压器的稳压Cascode SiGe BiCMOS互阻放大器

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Low-power high-speed optical receivers are required to meet the explosive growth in data communication systems. This paper presents a 26 GHz transimpedance amplifier (TIA) that employs a transformer-based regulated cascode (RGC) input stage which provides passive negative-feedback gain that enhances the effective transconductance of the TIA's input common-base transistor; reducing the input resistance and isolating the parasitic photodiode capacitance. This allows for considerable bandwidth extension without significant noise degradation or power consumption. Further bandwidth extension is achieved through series inductive peaking to isolate the photodetector capacitance from the TIA input. The optimum choice of series inductive peaking value and key transformer parameters for bandwidth extension and jitter minimization is analyzed. Fabricated in a 0.25-µm SiGe BiCMOS technology and tested with an on-chip 150 fF capacitor to emulate a photodiode, the TIA achieves a 53 dBΩ single-ended transimpedance gain with a 26 GHz bandwidth and 21.3 pA/$sqrt{rm Hz}$ average input-referred noise current spectral density. Total chip power including output buffering is 28.2 mW from a 2.5 V supply, with the core TIA consuming 8.2 mW, and the chip area including pads is 960 µm x 780 µm.
机译：需要低功率高速光接收器来满足数据通信系统的爆炸性增长。本文介绍了一种26 GHz跨阻放大器（TIA），该放大器采用基于变压器的可调节共源共栅（RGC）输入级，提供无源负反馈增益，从而增强了TIA输入共基晶体管的有效跨导。降低输入电阻并隔离寄生光电二极管电容。这允许相当大的带宽扩展，而不会显着降低噪声或降低功耗。通过串联电感峰值将光电检测器电容与TIA输入隔离，可以进一步实现带宽扩展。分析了用于带宽扩展和抖动最小化的串联电感峰值和关键变压器参数的最佳选择。 TIA采用0.25 µm SiGe BiCMOS技术制造，并通过片上150 fF电容器进行测试以模拟光电二极管，TIA以53GHzΩ的单端互阻抗增益实现了26 GHz的带宽和21.3 pA / $ sqrt {rm Hz}平均输入参考噪声电流频谱密度。 2.5 V电源时，包括输出缓冲在内的总芯片功率为28.2 mW，内核TIA消耗8.2 mW，包括焊盘的芯片面积为960 µm x 780 µm。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号