...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >Clock generation and distribution for the first IA-64microprocessor
【24h】

Clock generation and distribution for the first IA-64microprocessor

机译:第一个IA64微处理器的时钟生成和分配

获取原文
获取原文并翻译 | 示例
           

摘要

The clock design for the first implementation of the IA-64nmicroprocessor is presented. A clock distribution with an activendistributed deskewing technique is used to achieve a low skew of 28 ps.nThis technique is capable of compensating skews caused by within-dienprocess variations that are becoming a significant factor of the clockndesign. The global, regional and local clock distributions arendescribed. A multilevel skew budget and local clock timing methodologynare used to enable a high-performance design by providing support fornintentional clock skew injection and time borrowing. By providing a testnaccess port interface to the deskew architecture and the incorporationnof the on-die-clock-shrink, this design is equipped with two verynpowerful post-silicon timing debug tools that are critical tonhigh-performance microprocessor design and enabled quick time-to-market
机译:介绍了IA-64n微处理器的第一个实现的时钟设计。时钟分配采用主动分布偏斜校正技术,可实现28 ps的低偏斜度。n该技术能够补偿因内部工艺差异而引起的偏斜,而偏斜正成为Clockndesign的重要因素。没有描述全局,区域和本地时钟分布。通过提供对有意的时钟偏斜注入和时间借用的支持,多级偏斜预算和本地时钟定时方法被用于实现高性能设计。通过提供去歪斜架构的testnaccess端口接口以及片上时钟收缩的集成,该设计配备了两个功能非常强大的硅后定时调试工具,这些工具是关键的高性能微处理器设计,并能快速实现市场

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号