...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A CMOS continuous-time G/sub m/-C filter for PRML read channel applications at 150 Mb/s and beyond
【24h】

A CMOS continuous-time G/sub m/-C filter for PRML read channel applications at 150 Mb/s and beyond

机译：用于PRML读取通道应用的CMOS连续时间G / sub m / -C滤波器，速度为150 Mb / s或更高

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Design techniques for equiripple phase CMOS continuous-time filters are presented, and their integration within a partial-response maximum likelihood (PRML) disk drive read channel is discussed. A programmable seven-pole two asymmetric zero filter implementation is described based on a new transconductance (G/sub m/) cell. The impact of integrator finite output impedance, excess phase, and other implementation related nonidealities is discussed. A filter tuning circuit that requires an accurate time base but no external components is presented. The filter has a cutoff frequency (f/sub c/) range of 6-43 MHz, where f/sub c/ is the -3 dB point of the magnitude transfer function with the two zeros set to infinity. Also, with finite zeros it is able to provide up to 12 dB of boost which is defined as the maximum value of the magnitude transfer function referred to dc. The group delay ripple stays within /spl plusmn/2% for frequencies below 1.75 f/sub c/. The cutoff frequency exhibits a 650 ppm//spl deg/C temperature dependency and a variation of /spl plusmn/1%/V with the power supply. Total harmonic distortion (THD) values are below -40 dB at twice the nominal operating input voltage (V/sub nominal/=320 mV peak-to-peak differential), and the dynamic range exceeds 60 dB (for a maximum input signal of 640 mV peak-to-peak differential, maximum bandwidth setting, and no boost). Both the filter and a tuning circuit were implemented in a 0.6-/spl mu/m single-poly triple-metal n-well CMOS process. They consume 90 mW from a single 5 V power supply and occupy an area of 0.8 mm/sup 2/.
机译：提出了等波纹相位CMOS连续时间滤波器的设计技术，并讨论了它们在部分响应最大似然（PRML）磁盘驱动器读取通道中的集成。基于新的跨导（G / sub m /）单元，描述了一种可编程的七极两不对称零滤波器实现。讨论了积分器有限输出阻抗，过量相位以及其他与实现相关的非理想因素的影响。提出了一种滤波器调谐电路，该电路需要精确的时基，但没有外部组件。该滤波器的截止频率（f / sub c /）范围为6-43 MHz，其中f / sub c /是幅度传递函数的-3 dB点，两个零值设置为无穷大。同样，对于有限的零，它能够提供高达12 dB的升压，这被定义为幅度传递函数的最大值，称为dc。对于低于1.75 f / sub c /的频率，群延迟纹波保持在/ spl plusmn / 2％以内。截止频率表现出650 ppm // spl deg / C的温度依赖性，并且随电源的变化为/ spl plusmn / 1％/ V。在两倍于标称工作输入电压（V / sub标称/ = 320 mV峰峰差分）的情况下，总谐波失真（THD）值低于-40 dB，动态范围超过60 dB（对于最大输入信号为640 mV峰峰值差分，最大带宽设置，无升压。滤波器和调谐电路均以0.6- / splμm/ m的单多晶硅三金属n阱CMOS工艺实现。它们通过一个5 V电源消耗90 mW的功率，占地0.8 mm / sup 2 /。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号