...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE Journal of Solid-State Circuits >Low-voltage double-sampled /spl Sigma//spl Delta/ converters
【24h】

Low-voltage double-sampled /spl Sigma//spl Delta/ converters

机译：低压双采样/ spl Sigma // spl Delta /转换器

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

An obvious way of achieving higher signal-to-noise ratio in oversampled data converters is by increasing the effective sampling rate. If all other components are kept constant, this translates into integrators with larger bandwidth that in turn results in higher overall power consumption. This work introduces the fully floating switched-capacitor configuration as a simple and robust technique to effectively double the sampling rate of oversampled data converters without compromising any aspect of the performance and yet maintaining the power levels of the conventional approach. The use of internal decimation in the switched-capacitor ladder structure of the digital-to-analog converter further helps in achieving the power budget goals. These converters have been implemented with circuitry capable of operating at a minimum supply voltage of 1.8 V under worst case process and temperature conditions and using clock bootstrapping for the transfer gates. The bootstrapping circuit described here uses a single internal capacitor and has functionality that limits the maximum clock voltage to safe levels under a wide range of supply voltages. The prototype was fabricated in a 0.5-/spl mu/m CMOS double-poly technology. The analog-to-digital converter occupies a die area of 0.11 mm/sup 2/ dissipating 550 /spl mu/W while the digital-to-analog converter occupies 0.28 mm/sup 2/ dissipating 600 /spl mu/W.
机译：在过采样数据转换器中实现更高信噪比的一种明显方法是提高有效采样率。如果所有其他组件保持恒定，则这将转化为具有更大带宽的积分器，从而导致更高的总体功耗。这项工作介绍了一种完全浮动的开关电容器配置，它是一种简单而强大的技术，可以有效地使过采样数据转换器的采样率提高一倍，而不会影响性能的任何方面，同时又保持了常规方法的功率水平。在数模转换器的开关电容器梯形结构中使用内部抽取可以进一步帮助实现功率预算目标。这些转换器已经实现了能够在最坏情况下的工艺和温度条件下以1.8 V的最小电源电压工作并为传输门使用时钟自举的电路。此处描述的自举电路使用单个内部电容器，并且具有在最大电源电压范围内将最大时钟电压限制在安全水平的功能。该原型采用0.5- / splμm/ m CMOS双多晶硅技术制造。模数转换器的管芯面积为0.11 mm / sup 2 /耗散550 / spl mu / W，而数模转换器的面积为0.28 mm / sup 2 /耗散600 / spl mu / W。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号