• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Sequential delay budgeting with interconnect prediction
【24h】

Sequential delay budgeting with interconnect prediction

机译：具有互连预测的顺序延迟预算

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Delay budgeting is a process of determining upper bounds for net delays to guide timing-driven placement. The existing approaches deal de facto only with combinational circuits. However, incorporating retiming into delay budgeting introduces more freedom to optimize sequential circuits. In this paper, we propose an approach for budgeting sequential circuits. We propose a new linear programming formulation for timing-aware sequential budgeting, which guarantees that the clock period constraints are met. We demonstrate the usefulness of our approach in the context of field-programmable gate arrays placement flow. We have performed two experiments. The first experiment compares sequential budgeting with traditional budgeting and retiming. The results show that the new placement flow reduces budget violations by 16% and improves timing by 9%. In the second experiment, we demonstrate methods of interconnect length prediction that are useful to estimate delay and to decide net weighting in sequential budgeting. We compare net delay predictions using traditional delay budgeting, the Donath's method, and mutual contraction. The results from this experiment show that sequential budgeting, using the new net weighting and predicted delays, can improve circuit speeds on average by 12.29%, compared to traditional timing-driven placement. The new net weighting method also performs better than a uniform weighting method.
机译：延迟预算是确定净延迟上限以指导时序驱动放置的过程。现有方法实际上仅处理组合电路。但是，将重定时合并到延迟预算中可带来更大的自由度来优化时序电路。在本文中，我们提出了一种预算时序电路的方法。我们为时序感知的顺序预算提出了一种新的线性规划公式，该公式可确保满足时钟周期约束。我们在现场可编程门阵列放置流程的背景下证明了我们方法的有用性。我们进行了两个实验。第一个实验将顺序预算与传统预算和重新定时进行了比较。结果表明，新的展示位置流程将预算违规行为减少了16％，并将时间安排缩短了9％。在第二个实验中，我们演示了互连长度预测的方法，这些方法可用于估计延迟并确定顺序预算中的净加权。我们使用传统的延迟预算，Donath方法和相互收缩来比较净延迟预测。该实验的结果表明，与传统的时序驱动布局相比，使用新的净加权和预测的延迟进行的顺序预算可以平均提高电路速度12.29％。新的净加权方法也比统一加权方法表现更好。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号