...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Computers and Electrical Engineering >Computation-efficient image watermarking architecture with improved performance
【24h】

Computation-efficient image watermarking architecture with improved performance

机译：计算 - 高效图像水印架构，具有改进的性能

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

This work presents a computation efficient image watermarking very large-scale integration (VLSI) architecture with improved robustness and throughput. The computational complexity is reduced by the incorporation of integer DCT, whereas the throughput is improved by the implementation of a four-stage pipeline architecture. Further, in the present work, the secret watermark bits are inserted in the DCT low-frequency coefficients using a mean adaptive threshold value, which not only results in a minimum degradation to the host image quality but also increases the robustness of the proposed algorithm. The VLSI implementation of the proposed algorithm using Cadence circuit design tools in 180 nm technology demonstrates an overall power consumption of 4.47 mW and a throughput of 2.5 Gbps that are better than the results reported in the literature.
机译：None

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号