• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Computers and Electrical Engineering >Performance analysis of pre-equalized multilevel partial response modulation for high-speed electrical interconnects
【24h】

Performance analysis of pre-equalized multilevel partial response modulation for high-speed electrical interconnects

机译：高速电互连预均衡多级偏应调制的性能分析

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

In this paper, we first review the baseband modulation techniques intended for use in short-reach, high-speed electrical interconnects. Then we briefly introduce the high-level design concepts of the investigated electrical interconnect, indicating the main limitations and outlining the transceiver complexity related to the advanced modulation designs. We further investigate finite-complexity linear pre-equalization under an average transmit power constraint of both full-response and precoded partial response signaling with pulse amplitude modulation (L-PAM) mapping. For a representative electrical interconnect, we argue that the constellation size, the type of modulation, the detection method as well as the number of pre-equalizer taps should be carefully selected in order to achieve target error performance at data rates between 100 Gbit/s and 200 Gbit/s. We show that for many combinations of above mentioned parameters, precoded duobinary 4-PAM yields the best error performance for a fixed average transmit power. (C) 2017 Elsevier Ltd. All rights reserved.
机译：None

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号