...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 formula formulatype='inline'tex Notation='TeX'$mu$/tex/formulam HV-CMOS Technology
【24h】

Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 formula formulatype='inline'tex Notation='TeX'$mu$/tex/formulam HV-CMOS Technology

机译:Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 formula formulatype="inline"tex Notation="TeX"$mu$/tex/formulam HV-CMOS Technology

获取原文
获取原文并翻译 | 示例
           

摘要

We present novel circuits for high-voltage digital level shifting with zero static power consumption. The conventional topology is analysed, showing the strong dependence of speed and dynamic power on circuit area. Novel techniques are shown to circumvent this and speed up the operation of the conventional level-shifter architecture by a factor of 5–10 typically and 30–190 in the worst case. In addition, these circuits use 50% less silicon area and exhibit a factor of 20–80 lower dynamic power consumption typically. Design guidelines and equations are given to make the design robust over process corners, ensuring good production yield. The circuits were fabricated in a 0.35 $mu{hbox {m}}$ high-voltage CMOS process and verified. Due to power and IO speed limitation on the test chip, a special ring oscillator and divider structure was used to measure inherent circuit speed.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号