A 90 nm-CMOS, 500 Mbps, 3–5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization

Hu C.; Khanna R.; Nejedlo J.Hu K.Liu H.Chiang P. Y.

首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 90 nm-CMOS, 500 Mbps, 3–5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization

【24h】

A 90 nm-CMOS, 500 Mbps, 3–5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization

机译：A 90 nm-CMOS, 500 Mbps, 3–5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相关主题

摘要

A fully-integrated, 3–5 GHz Impulse-Radio UWB transceiver with on-chip flash ADC is designed in 90 nm-CMOS. A new scheme for receiver phase acquisition is proposed that uses pulse injection-locking to synchronize the receive clock with the transmitted data, eliminating the need for clock/data recovery (CDR), requiring only static receiver phase alignment with the transmitted pulses at startup. Transmitter pre-emphasis equalization is utilized to mitigate the effect of multipath on bit-error rate (BER). Occupying 2 ${hbox{mm}} ^{2}$ die area, the transceiver achieves a data rate of 500 Mbps, energy efficiency of 0.18 nJ/b at 500 Mbps, and a RX raw BER of $ across a distance of 10 cm at 125$~$Mbps. In a real multipath environment, BER improves by 2.35x after equalization of the first multipath reflection.

著录项

来源
《IEEE Journal of Solid-State Circuits》 |2011年第5期|1076-1088|共13页
作者
Hu C.; Khanna R.; Nejedlo J.Hu K.Liu H.Chiang P. Y.;
展开▼
作者单位

School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA;

展开▼
收录信息美国《科学引文索引》(SCI);美国《工程索引》(EI);
原文格式 PDF
正文语种英语
中图分类
关键词
Equalization; UWB; impulse radio (IR); injection- locking; phase shifter; sense amplifier; synchronization; transceiver;

A 90 nm-CMOS, 500 Mbps, 3–5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization

摘要

著录项

相关主题

期刊订阅