...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 16 MHz BW 75 dB DR CT $DeltaSigma$ ADC Compensated for More Than One Cycle Excess Loop Delay
【24h】

A 16 MHz BW 75 dB DR CT $DeltaSigma$ ADC Compensated for More Than One Cycle Excess Loop Delay

机译：A 16 MHz BW 75 dB DR CT $DeltaSigma$ ADC Compensated for More Than One Cycle Excess Loop Delay

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相关主题

摘要

The maximum sampling rate of a continuous-time $DeltaSigma$ modulator in a given process is limited by the minimum flash ADC delay that can be realized. Excess loop delay compensation techniques that are widely used can compensate for delays up to half a clock cycle. Addition of a fast loop outside the flash ADC can break this limit and compensate for one and half clock cycles of delay at the cost of reducing the order of noise shaping by one. This technique, along with a low latency flash ADC, and a delay free calibrated DAC, result in a lowpass continuous-time $DeltaSigma$ ADC with the highest reported sampling rate in a 0.18 $mu$m process. The prototype occupies 0.68 mm$^2$ , consumes 47.6 mW, and operates at 800 MS/s. In a 16 MHz bandwidth (oversampling ratio of 25), the dynamic range, maximum signal to noise ratio, and maximum signal to noise and distortion ratios are 75 dB, 67 dB, and 65 dB respectively. In a 32 MHz bandwidth, the dynamic range, maximum signal to noise ratio, and maximum signal to noise and distortion ratios are 64 dB, 57 dB, and 57 dB, respectively.

著录项

获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号