...
机译:A 3x9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O
California Institute of Technology (Caltech), Pasadena, CA, USA;
All-digital CDR; calibrated delay line; clock and data recovery (CDR); eye-monitor; parallel link; per-pin synchronization; shared CDR; static CMOS logic;