...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture
【24h】

A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture

机译：A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相关主题

摘要

We have developed a 6b 2.7 GS/s folding ADC with on-chip background self-calibration in 90 nm CMOS technology. The ADC achieves high-speed operation of 2.7 GS/s at low power consumption of 50 mW from a 1.0 V power supply and the figure of merit (FOM) is 0.47 pJ/conversion-step. The key technique is a digital background self-calibration architecture which compensates for the large mismatch of small devices in the ADC and also corrects the ADC characteristics degradation during operation due to the drift of environmental factors such as temperature. This background calibration technique suited for multi-GHz operation is realized by two-channel ADC architecture and digital smoothing technique, which uses averaging of two comparator offsets and reconfiguration of reference connection. To minimize the power dissipation, a cascade-calibrated folding-interpolating architecture has been developed. It reduces the overall analog power of our design by 50%, compared with a conventional architecture which applies calibration only to preamplifiers. By utilizing these low-power techniques, we have successfully developed a low-power ADC with all functions including the background self-calibration control circuit.

著录项

获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号