...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 2.4-$hbox{V} _{rm pp}$ 60-Gb/s CMOS Driver With Digitally Variable Amplitude and Pre-Emphasis Control at Multiple Peaking Frequencies
【24h】

A 2.4-$hbox{V} _{rm pp}$ 60-Gb/s CMOS Driver With Digitally Variable Amplitude and Pre-Emphasis Control at Multiple Peaking Frequencies

机译:A 2.4-$hbox{V} _{rm pp}$ 60-Gb/s CMOS Driver With Digitally Variable Amplitude and Pre-Emphasis Control at Multiple Peaking Frequencies

获取原文
获取原文并翻译 | 示例
           

摘要

The design of a 60-Gb/s CMOS driver with input signal retiming is analyzed theoretically and validated experimentally. The output stage employs a modified distributed amplifier (DA) architecture with summation of both low-pass and reactively coupled bandpass signal paths along a 50- $Omega$ output transmission line. The DA features digital variable gain amplifier (DVGA) cells to achieve broadband waveshape control with adjustable pre-emphasis at three different peaking frequencies. Binary-weighted MOSFET gate-finger groupings are employed in a Gilbert-cell based DVGA topology to minimize bit-dependent output impedance and group delay variations. ${S}$ -parameter measurements of the retimed driver show 54-dB gain, while the standalone DA exhibits approximately 10 dB of peaking control in each of the three frequency bands. Input and output return loss is better than $-{hbox {10 dB}}$ up to 60 GHz. The circuit operates from 1.2- and 2-V supplies and achieves a throughput efficiency of 12.2 mW/Gb/s. Equalization experiments at 40 Gb/s demonstrate compensation of various channel characteristics, including over 12 feet of cascaded coaxial cables with 21 dB loss at 20 GHz.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号