...
首页> 外文期刊>Integration: The VLSI journal >BONNLOGIC: Delay optimization by AND-OR Path restructuring
【24h】

BONNLOGIC: Delay optimization by AND-OR Path restructuring

机译:BONNLOGIC: Delay optimization by AND-OR Path restructuring

获取原文
获取原文并翻译 | 示例
           

摘要

? 2022 Elsevier B.V.We present BONNLOGIC, a timing optimization framework that replaces critical paths by logically equivalent realizations with less delay. Our tool allows to revise early decisions on the logical structure of the netlist in late physical design. The core routine of our framework is a new algorithm that constructs delay-optimized circuits for alternating AND-OR paths with prescribed input arrival times. It is a sophisticated dynamic programming algorithm which is a common generalization of the previously best approaches. In contrast to all earlier methods, we avoid fixing the structure of sub-solutions before deciding on how to combine them, significantly expanding the search space of the algorithm. Our algorithm provably fulfills the best known approximation guarantees, almost always computes delay-optimum solutions, and empirically outperforms all previous approaches. In addition, we show how any algorithm for AND-OR paths optimization which is restricted to integral arrival times can be generalized to fractional arrival times with the same guarantees on the delay. The reduction to AND-OR path optimization allows us to optimize general combinatorial paths of arbitrary length in our logic restructuring framework BONNLOGIC. The framework is applied successfully as a late step in an industrial physical design flow. Experiments demonstrate the effectiveness of BONNLOGIC on industrial 7 nm instances.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号