...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>IEEE Journal of Solid-State Circuits >Reference Oversampling PLL Achieving ?256-dB FoM and ?78-dBc Reference Spur
【24h】

Reference Oversampling PLL Achieving ?256-dB FoM and ?78-dBc Reference Spur

机译：Reference Oversampling PLL Achieving ?256-dB FoM and ?78-dBc Reference Spur

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相关主题

摘要

This article presents a low jitter, low power, low reference spur LC oscillator-based reference oversampling digital phase locked loop (OSPLL). The proposed reference oversampling architecture simultaneously offers a low in-band phase noise, a wide-bandwidth, and a low spur. In addition, this article proposes an LC digitally controlled oscillator (DCO) for the proposed OSPLL to achieve a fast frequency update and fine frequency resolution, while its varactor switching timing is set optimally for low jitter using the proposed DCO tuning pulse timing control scheme. The proposed OSPLL was fabricated in a 28-nm CMOS process. The integrated rms jitter of the PLL was measured at 67.1 fs for an output frequency of 4 GHz. The in-band phase noise of the PLL was ?129.2 and ?132.5 dBc/Hz at 1- and 5-MHz offset frequencies. The measured reference spur of the PLL was ?78.1 dBc. Total PLL power consumption was 5.2 mW, resulting in ?256.3-dB PLL jitter-power FoM, while occupying 0.17-mmsup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"2/sup area.

著录项

获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号