...
机译:Energy Efficient Hardware Loop Based Optimization for CGRAs
IIT Palakkad, Palakkad, Kerala, India;
Univ. Bretagne-Sud, UMR 6285, Lab-STICC, F-56100 Lorient, France;
Coarse grained reconfigurable array (CGRA); Loop optimization; Hardware loop; Loop unrolling;