首页> 外文期刊>Journal of computational methods in sciences and engineering >Hardware efficient circuit for low error logarithmic converter
【24h】

Hardware efficient circuit for low error logarithmic converter

机译:Hardware efficient circuit for low error logarithmic converter

获取原文
获取原文并翻译 | 示例
           

摘要

The need to implement high-speed Signal processing applications in which multiplication and division play a vital role made logarithmic arithmetic a prominent contender over the traditional arithmetic operations in recent years. But the logarithm and antilogarithm converters are the bottlenecks. In order to reduce the logarithmic conversion complexity, several works have been introduced from time to time for correcting the error in Mitchell's algorithm but at the cost of hardware. In this work, we propose a 32-bit binary to the binary logarithmic converter with a simple correction circuit compared with existing techniques. Unlike the current methods that use the linear piece-wise approximation in the mantissa, we propose a weighted average method to correct the error in Mitchell's approximation. The maximum error percentage from the proposed work is 0.91, which is 16.9 of Mitchell's error percentage.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号