...
首页> 外文期刊>Microelectronics journal >Study of the DC biasing effect on insertion losses in high-frequency interconnections
【24h】

Study of the DC biasing effect on insertion losses in high-frequency interconnections

机译:Study of the DC biasing effect on insertion losses in high-frequency interconnections

获取原文
获取原文并翻译 | 示例
           

摘要

The paper deals with an experimental investigation of the behavior of high-frequency Si/SiO2/Al based interconnects when an extra DC bias voltage is applied, by means of which the conductor line changes the surface properties of the semiconductor substrate. By superposing a DC bias to the high-speed signal applied to the line, the insertion losses caused by the semiconductor substrate show a significant decrease over the observed frequency range. In order to study this effect a number of test samples containing several microstrip asymmetric transmission lines were prepared and measured. The obtained results suggest a way of controlling the performance and energy propagation of interconnects on semiconductor substrates. The observed effect can be successfully applied in high-speed blocks with tunable parameters. (C) 2000 Elsevier Science Ltd. All rights reserved. References: 5

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号