首页> 外文期刊>Computing & control engineering journal >Development of a stereolithography preprocessor for model verification
【24h】

Development of a stereolithography preprocessor for model verification

机译:Development of a stereolithography preprocessor for model verification

获取原文
           

摘要

An overview of the development of a stereolithography preprocessor for constructing wire frame images for model verifications is presented. Based on the data representation in stereolithography files, the preprocessor is designed to consist of four subsystems#x2014;data input in both ASCII and binary format, wire frame images construction, interactive verifications and data output in both ASCII and binary format#x2014;so as to enable visualisation of the stereolithography model and geometrical orientation of the model. The design allows the user to optimise part orientation for the stereolithography process. The preprocessor has been evaluated to be fully functional and versatile with an excellent graphics display for the model.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号