首页> 外文期刊>Design automation for embedded systems >A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-design
【24h】

A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-design

机译:A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-design

获取原文
获取原文并翻译 | 示例
           

摘要

In electronic design automation, hardware/software co-design significantly reduces the time-to-market and improves the performance of embedded systems. With the increasing scale of applications and complexity of hardware architecture of embedded systems, hardware/software co-design is still a research hotspot. As hardware/software co-design is a wide topic, this paper focuses on major developments of three important aspects related to hardware/software partitioning, which has great effects on the performance of embedded systems. Firstly, various partitioning models including hardware architectures and abstract models are surveyed. Secondly, classical and new algorithms for hardware/software partitioning are classified and analyzed. Thirdly, existing parallel algorithms for hardware/software co-design are discussed in details. Finally, possible research directions are pointed out in conclusion.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号