A complete pipelined parallel CORDIC architecture for motion estimation

Jie Chen; K. J. Ray Liu

首页> 外文期刊>IEEE Transactions on Automatic Control >A complete pipelined parallel CORDIC architecture for motion estimation

【24h】

A complete pipelined parallel CORDIC architecture for motion estimation

机译：用于运动估计的完整流水线并行 CORDIC 架构

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this paper, a novel fully pipelined parallel CORDIC architecture is proposed for motion estimation. Unlike other block matching structures, it estimates motion in the discrete cosine transform (DCT) transform domain instead of the spatialdomain. As a result, it achieves high system throughput and low hardware complexity as compared to the conventional motion estimation design in MPEG standards. That makes the proposed architecture very attractive in real-time high-speed videocommunication. Importantly, the DCT-based nature enables us not only to efficiently combine DCT and motion estimation units into a single component but also to replace all multiply-and-add operations in plane rotation by CORDICs to gain further savings in hardware complexity. Furthermore this multiplier-free architecture is regular, modular, and has solely local connection suitable for VLSI implementation. The goal of the paper is to provide a solution for MPEG compatible video codec design on a dedicatedsingle chip.

机译：该文提出一种新型的全流水线并行CORDIC运动估计架构。与其他块匹配结构不同，它估计离散余弦变换（DCT）变换域而不是空间域中的运动。因此，与MPEG标准中的传统运动估计设计相比，它实现了高系统吞吐量和低硬件复杂性。这使得所提出的架构在实时高速视频通信中非常有吸引力。重要的是，基于 DCT 的性质使我们能够有效地将 DCT 和运动估计单元组合到单个组件中，而且还可以用 CORDIC 替换平面旋转中的所有乘加运算，从而进一步节省硬件复杂性。此外，这种无乘法器架构是常规的、模块化的，并且仅具有适合 VLSI 实现的本地连接。本文的目标是在专用单芯片上为MPEG兼容视频编解码器设计提供解决方案。

著录项

来源
《IEEE Transactions on Automatic Control》 |1998年第5期|653-660|共8页
作者
Jie Chen; K. J. Ray Liu;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种英语
中图分类自动化系统;
关键词

相似文献

外文文献
中文文献

1. Parallel-pipelined Architecture of H.264 Deblocking Filter with Adaptive Dynamic Power [J] . 韦虎, 林涛上海交通大学学报：英文版 . 2010,第002期
2. Parallel Improved HDTV720p Targeted Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVC [J] . Yiqing HUANG, Zhenyu LIU, Yang SONGSatoshi GOTOTakeshi IKENAGA IEICE Transactions on fundamentals of electronics, communications & computer sciences . 2008,第4期

机译：Parallel Improved HDTV720p Targeted Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVC
3. Parallel Improved HDTV720p Targeted Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVC [J] . Yiqing HUANG, Zhenyu LIU, Yang SONGSatoshi GOTO Takeshi IKENAGA IEICE Transactions on fundamentals of electronics, communications & computer sciences . 2008,第4期

机译：Parallel Improved HDTV720p Targeted Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVC
4. 261 MHz Parallel Tree Architecture for Full Search Variable Block Size Motion Estimation in H.264/AVC [J] . Zhenyu Liu, Yang Song, Takeshi IkenagaSatoshi Goto 電子情報通信学会技術研究報告. 集積回路. Integrated Circuits and Devices . 2006,第570期

机译：261 MHz Parallel Tree Architecture for Full Search Variable Block Size Motion Estimation in H.264/AVC
5. Parallel pipelined histogram architecture via C-slow retiming [C] . Cadenas Jose O., Sherratt R.Simon, Huerta Pablo, IEEE International Conference on Consumer Electronics . 2013

机译：Parallel pipelined histogram architecture via C-slow retiming
6. VLSI implementation of discrete cosine transform using a new asynchronous pipelined architecture. [O] . 2002

机译：VLsI implementation of discrete cosine transform using a new asynchronous pipelined architecture.

A complete pipelined parallel CORDIC architecture for motion estimation

摘要

著录项

相似文献

相关主题

期刊订阅